Raveendra Reddy

Software Engineer

Bengaluru, Karnataka, India9 yrs 9 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Functional Verification and SoC design.
  • Proficient in SystemVerilog and UVM methodologies.
  • Experienced in ASIC development and verification.
Stackforce AI infers this person is a Verification Engineer specializing in ASIC and SoC design.

Contact

LinkedIn

Skills

Core Skills

Functional VerificationSystem On A Chip (soc)

Other Skills

SystemVerilogVerilogUniversal Verification Methodology (UVM)PerlApplication-Specific Integrated Circuits (ASIC)Shell Scripting

Experience

9 yrs 9 mos
Total Experience
3 yrs 3 mos
Average Tenure
6 yrs 5 mos
Current Experience

Qualcomm

Senor Engineer

Dec 2019 – Present · 6 yrs 5 mos

SystemVerilogVerilogUniversal Verification Methodology (UVM)Functional VerificationSystem on a Chip (SoC)Perl+2

Fidelity national financial

NOC Engineer

Jun 2017 – Aug 2019 · 2 yrs 2 mos · Bengaluru, Karnataka, India

Ibm

System Engineer

Apr 2016 – Jun 2017 · 1 yr 2 mos · Bengaluru, Karnataka, India

Stackforce found 100+ more professionals with Functional Verification & System On A Chip (soc)

Explore similar profiles based on matching skills and experience

MS

Manikandan Subramanian

Principal Engineer

at NVIDIA

Bengaluru, India19 yrs 4 mos exp
Swati Singh

Swati Singh

Principal Engineer

at Qualcomm

Bengaluru, India20 yrs 5 mos exp
ASICSoC
Karthikeyan J G

Karthikeyan J G

Senior Department Manager

at MediaTek

Bengaluru, India17 yrs exp
Phil Atkinson

Phil Atkinson

Senior Director of SOC Verification

at Microsoft

North Plains, United States28 yrs 10 mos exp
Vivek Radhakrishnan

Vivek Radhakrishnan

ASIC Engineer DV

at Meta

Bengaluru, India21 yrs 10 mos exp
Vinav Patel

Vinav Patel

Structural Physical Design Engineer

at Intel Corporation

Bengaluru, India12 yrs 2 mos exp
Shimoga Yalal

Shimoga Yalal

Senior Silicon Design Engineer

at AMD

Hyderabad, India5 yrs 9 mos exp
SoC level Power VerificationVerification ArchitectureIP level ASIC VerificationDesign Verification
Viren Bansal

Viren Bansal

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 3 mos exp
ASICRTL design