RAKESHSARMA KASUKURTHI

Software Engineer

Bengaluru, Karnataka, India16 yrs 1 mo experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in GPU netlist to GDS flows.
  • Proficient in multiple technology nodes.
  • Specialized in Physical Design and Timing Closure.
Stackforce AI infers this person is a Physical Design Engineer specializing in GPU technology.

Contact

LinkedIn

Skills

Core Skills

P&r/timing ClosurePhysical Design

Other Skills

P&R/Timing Closure/DRC/LVS/IR/EM cleaningStatic Timing AnalysisPrimetimeTiming ClosureTCL/perl scriptingSocEncounterICCCallibre

About

Handling netlist to GDS flows of GPUs at tile level. Worked on 45 nm/ 32 nm / 28 nm technology projects. Responsible for P&R/Timing Closure/DRC/LVS/IR/EM cleaning. Specialties DFP/NonDFP/MultiVoltage - Block Level PnR Have Working knowledge of SocEncounter, ICC, PrimeTime Hands on experience on SocEncounter, ICC, PrimeTime, Callibre. TCL/perl scripting.

Experience

16 yrs 1 mo
Total Experience
5 yrs 4 mos
Average Tenure
10 yrs 8 mos
Current Experience

Cadence

Engineer

Sep 2015 – Present · 10 yrs 8 mos · Bengaluru, Karnataka, India

P&R/Timing Closure/DRC/LVS/IR/EM cleaningStatic Timing AnalysisPrimetimeTiming ClosurePhysical DesignP&R/Timing Closure

Amd

Lead Engineer

Oct 2013 – Sep 2015 · 1 yr 11 mos · Bengaluru, Karnataka, India

Soctronics

Sr P&R Engineer

Jun 2009 – Dec 2012 · 3 yrs 6 mos

Education

IT-BHU varanasi

Master of Technology (MTech) — Micro Electronics

Jan 2006 – Jan 2008

JNTU kakinada

Bachelor of Technology (B.Tech.)

Jan 2001 – Jan 2005

Stackforce found 100+ more professionals with P&r/timing Closure & Physical Design

Explore similar profiles based on matching skills and experience

Nunna Ranga B.

Nunna Ranga B.

Senior Physical Design Engineer

at NVIDIA

Bengaluru, India8 yrs 4 mos exp
Pranusha K.

Pranusha K.

Senior Physical Design Engineer

at SierraEdge AI

Bengaluru, India5 yrs 6 mos exp
Swati Raycha

Swati Raycha

HW Technology Engineering Program Manager

at Apple

Mountain View, United States14 yrs 3 mos exp
Pre-Si VerificationPCIeRTL VerificationFPGA DesignFPGA Verification
Durga Dileep Madduri

Durga Dileep Madduri

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 10 mos exp
Static Timing AnalysisSynthesis
Venkat Malluri

Venkat Malluri

Senior Manager - IC design

at Broadcom Inc.

Hyderabad, India25 yrs 6 mos exp
SG

Sairam G

Sr.Silicon Design Engineer

at AMD

Andhra Pradesh, India9 yrs 3 mos exp
Indushekhar Benjwal

Indushekhar Benjwal

Director of Engineering

at Intel Corporation

Bengaluru, India27 yrs 2 mos exp
ManagementPDK DevelopmentPhysical ImplementationDesign PortingBackend Design Methodologies
Pratik Dave

Pratik Dave

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 3 mos exp
Static Timing AnalysisLogic Synthesis