A

ABHIJEET ANAND

Software Engineer

India9 yrs 9 mos experience
Highly Stable

Key Highlights

  • 8+ years in Physical Design engineering.
  • Expertise in 7nm, 5nm & 3nm SoC Sign-Off.
  • Experience with AMD and NVIDIA tapouts.
Stackforce AI infers this person is a Physical Design Engineer specializing in semiconductor design and verification.

Contact

LinkedIn

Skills

Core Skills

Physical DesignSystem On A Chip (soc)

Other Skills

Low-power DesignTiming ClosureApplication-Specific Integrated Circuits (ASIC)PNRStatic Timing AnalysisFloorplanningLogic SynthesisFormal VerificationICCInnovusCalibrePrimetimeGenusTCLPerl

About

8+ year of experience in the field of Physical design .Good knowledge of Full PNR with 7 nm, 5nm & 3nm SoC Sign-Off expertise and 5 tapout experience at AMD, 3 tapout at NVIDIA.

Experience

9 yrs 9 mos
Total Experience
5 yrs 2 mos
Average Tenure
4 yrs 7 mos
Current Experience

Nvidia

Senior Physical Design Engineer

Oct 2021 – Present · 4 yrs 7 mos · India

Physical DesignLow-power DesignTiming ClosureSystem on a Chip (SoC)Application-Specific Integrated Circuits (ASIC)PNR+15

Synapse techno design innovations private limited

Senior Physical Design Engineer

Aug 2016 – Oct 2021 · 5 yrs 2 mos

Education

BITS Pilani, Hyderabad Campus

M.Tech(WILP) — Microelectronics

Jan 2022 – Jan 2024

Dr. B.C. Roy Engineering College

B.Tech — Electrical Engineering

Jan 2012 – Jan 2016

Stackforce found 100+ more professionals with Physical Design & System On A Chip (soc)

Explore similar profiles based on matching skills and experience

Shubhankar Das

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 3 mos exp
Jainil Shah

Jainil Shah

Hardware Intern

at MediaTek

Bengaluru, India4 mos exp
Pritender Singh

Pritender Singh

Principal Design Engineer

at TSMC

Kanata, Canada17 yrs 6 mos exp
ASICEmbedded SystemsVLSI
Vikas Sethi

Vikas Sethi

Senior Director, SoC Design & Design Tech.

at MIPS

Bengaluru, India29 yrs 9 mos exp
mahaboob patan

mahaboob patan

Principal Engineer

at Intel Corporation

Bengaluru, India17 yrs 11 mos exp
Full Chip IntegrationLayout Design
DEEPU JOSE

DEEPU JOSE

Principal Physical Design Engineer

at Allegro MicroSystems

Edinburgh, United Kingdom12 yrs 10 mos exp
Nivethitha A

Nivethitha A

Senior Engineer

at Synopsys Inc

Bengaluru, India5 yrs exp
VerilogFloorplanningField-Programmable Gate Arrays (FPGA)
lovekesh bansal

lovekesh bansal

Co-Founder

at Centaurs Semiconductors Private Limited

Bengaluru, India18 yrs 9 mos exp
SoCSynthesisStatic Timing AnalysisDFT