Naga Mahendra Sai Allagadda

Software Engineer

Kurnool, Andhra Pradesh, India7 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in design verification methodologies.
  • Proficient in multiple programming languages.
  • Strong background in electronics and communication engineering.
Stackforce AI infers this person is a Design Verification Engineer with expertise in semiconductor and electronics industries.

Contact

LinkedIn

Skills

Core Skills

VerilogUniversal Verification Methodology (uvm)

Other Skills

CC++PerlUnixSystem Verilog

Experience

7 yrs 6 mos
Total Experience
3 yrs 9 mos
Average Tenure
4 yrs 3 mos
Current Experience

Nvidia

2 roles

Senior Design Verification Engineer

Aug 2023 – Present · 2 yrs 9 mos

CC++PerlVerilogUnixSystem Verilog+1

Design Verification Engineer

Feb 2022 – Present · 4 yrs 3 mos

CC++PerlVerilogUnixSystem Verilog+1

Soctronics

Logic verification Engineer

Nov 2018 – Feb 2022 · 3 yrs 3 mos · Hyderabad, Telangana, India

Education

RAJEEV GANDHI MEMORIAL COLLEGE OF ENGINEERING AND TECHNOLOGY

B TECH — Electronics and Communication Engineering

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Verilog & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

MS

Mohit Sharma

Scientist/Engineer - SD

at Space Applications Centre, ISRO

Ahmedabad, India7 yrs 10 mos exp
AS

Ashok Sahoo

Principal Engineer

at Marvell Technology

Bengaluru, India17 yrs 10 mos exp
UVMSoC VerificationDDR4Verification IP Development
Chandan Satapathy

Chandan Satapathy

Senior Silicon Design Engineer

at AMD

Bengaluru, India7 yrs 11 mos exp
System on a Chip (SoC)Functional Verification
VAISHALI VERMA

VAISHALI VERMA

Graphics Hardware Engineer

at Intel Corporation

Bengaluru, India8 yrs 10 mos exp
Functional VerificationApplication-Specific Integrated Circuits (ASIC)
Prapti Bhajiyawala

Prapti Bhajiyawala

CPU Verification Engineer - II

at NVIDIA

Bengaluru, India3 yrs 7 mos exp
TR

Thuppala Ranga

Senior Design Verification Engineer

at MediaTek

Bengaluru, India6 yrs exp
RTL VerificationFunctional Verification
Ankita Saha

Ankita Saha

Design Verification Engineer

at Intel Corporation

Bengaluru, India5 yrs 10 mos exp
Design VerificationSystemVerilog
TG

Tejaswini Gummadavelly

Senior Design Verification Engineer

at MediaTek

Bengaluru, India4 yrs 2 mos exp
Subystem verification