Akansha Biyani

Software Engineer

Bengaluru, Karnataka, India8 yrs 9 mos experience
Highly Stable

Key Highlights

  • Expertise in DFT logic design at Intel Corporation.
  • Strong background in VLSI from Vellore Institute of Technology.
  • Proficient in multiple EDA tools and programming languages.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in DFT methodologies.

Contact

LinkedIn

Skills

Other Skills

Cadence VirtuosoSynopsys ToolPerlTCLVerilogMicrosoft OfficeAltera QuartusMicrocontrollers

Experience

8 yrs 9 mos
Total Experience
4 yrs 3 mos
Average Tenure
3 mos
Current Experience

Intel corporation

DFT Logic Design Engineer

Feb 2026 – Present · 3 mos

Texas instruments

Senior DFT Engineer

Aug 2021 – Jan 2026 · 4 yrs 5 mos · Bengaluru, Karnataka, India

Mediatek

Engineer

Jul 2017 – Aug 2021 · 4 yrs 1 mo · Bengaluru, Karnataka, India

Education

Student at Vellore Institute of Technology

Master of Technology (MTech) — VLSI

Jan 2015 – Jan 2017

Chhattisgarh Swami Vivekanand Technical University, Bhilai

Bachelor's of Engineering — Electronics and Telecommunications Engineering

Jan 2011 – Jan 2014

Weidner Memorial Senior Secondary School

Grade XII

Jan 2010 – Present

Stackforce found 100+ more professionals with Cadence Virtuoso & Synopsys Tool

Explore similar profiles based on matching skills and experience

Shubham Saha

Shubham Saha

Lead Verification Engineer

at NXP Semiconductors

Delhi, India7 yrs 6 mos exp
Balakrishna Chaitanya

Balakrishna Chaitanya

Sr Silicon Design Engineer

at AMD

Bengaluru, India6 yrs 10 mos exp
RTL DesignDigital design
Kuldeep Singh

Kuldeep Singh

Staff Engineer

at NXP Semiconductors

Delhi, India7 yrs 11 mos exp
Physical DesignStatic Timing Analysis
VG

Vasvi Gupta

Application Engineer, Senior I

at Synopsys Inc

India9 yrs exp
Pooja Shinde

Pooja Shinde

STA Engineer

at Samsung India

Bengaluru, India9 yrs 2 mos exp
Static Timing Analysis
Ankita Saha

Ankita Saha

Design Verification Engineer

at Intel Corporation

Bengaluru, India5 yrs 10 mos exp
Design VerificationSystemVerilog
Rituraj Kawale

Rituraj Kawale

Sr. Silicon Design Engineer

at AMD

Bengaluru, India3 yrs 10 mos exp
CMOS CircuitsASIC flow
Deepesh Gujjar

Deepesh Gujjar

Staff Engineer

at MediaTek

Bengaluru, India8 yrs 11 mos exp
Circuit DesignVery-Large-Scale Integration (VLSI)