S

Suprita Kulkarni

Software Engineer

India8 yrs 2 mos experience
Highly Stable

Key Highlights

  • Expert in ASIC design and digital verification.
  • Strong leadership and team collaboration skills.
  • Proficient in Python and TCL for automation.
Stackforce AI infers this person is a specialist in ASIC design and digital verification within the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Digital DesignsAsic Synthesis

Other Skills

Application-Specific Integrated Circuits (ASIC)LECFunctional VerificationVery-Large-Scale Integration (VLSI)Conformal LECLow-power DesignPythonTCLcadence innovusC++CMatlabLeadershipTeam CollaborationCustomer Engagement

Experience

8 yrs 2 mos
Total Experience
2 yrs 8 mos
Average Tenure
2 mos
Current Experience

Mediatek

Staff Engineer

Mar 2026 – Present · 2 mos

Cadence design systems

Lead Application Engineer

Jul 2020 – Mar 2026 · 5 yrs 8 mos · Bengaluru, Karnataka, India

Digital DesignsAsic synthesis

Cadence design systems (india) pvt. ltd.

Senior Application Engineer

Oct 2018 – Jun 2020 · 1 yr 8 mos · Bengaluru, Karnataka, India

Microsemi corporation

Intern

Jan 2018 – Sep 2018 · 8 mos · India

Education

RV College Of Engineering

Master of Technology - MTech — Digital Communication and Media/Multimedia

Jan 2016 – Jan 2018

sdm college of engineering

Bachelor of Engineering - BE

Jan 2011 – Jan 2015

chetan pu college hubli

puc — pcmb

Jan 2009 – Jan 2011

presentation girls high school

Jan 2000 – Jan 2009

Stackforce found 100+ more professionals with Digital Designs & Asic Synthesis

Explore similar profiles based on matching skills and experience

Rakesh Madala

Rakesh Madala

Silicon Physical Design Manager

at Google

Bengaluru, India13 yrs 5 mos exp
M Jyoshna Reddy

M Jyoshna Reddy

Digital Design Engineer

at Intel Corporation

India1 yr exp
Digital ElectronicsComputer Architecture
TG

Tejaswini Gummadavelly

Senior Design Verification Engineer

at MediaTek

Bengaluru, India4 yrs 2 mos exp
Subystem verification
Srishti Kundu

Srishti Kundu

Product Designer

at slice

Gurugram, India5 yrs 2 mos exp
Product DesignBranding
Manish Chandra

Manish Chandra

Intern

at NVIDIA

India5 mos exp
VerilogUniversal Verification Methodology (UVM)
Siddharth Mungari

Siddharth Mungari

Product Application Engineer

at AMD

Belgaum, India3 yrs 3 mos exp
RTL DesignVerilog
Anuj Kumar

Anuj Kumar

Lead Senior Engineer

at Qualcomm

Noida, India9 yrs 3 mos exp
Raffiq S.

Raffiq S.

Staff Engineer

at Samsung Semiconductor

Bengaluru, India6 yrs 10 mos exp
Universal Verification Methodology (UVM)SystemVerilog