SAMUEL PAUL RAPAKA

Software Engineer

Bengaluru, Karnataka, India10 yrs 1 mo experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Physical Design and Verification processes.
  • Proficient in Static Timing Analysis and Synthesis.
  • Strong background in managing end-to-end design flows.
Stackforce AI infers this person is a VLSI Design expert with a focus on Physical Design and Verification.

Contact

Skills

Core Skills

Physical DesignStatic Timing AnalysisSynthesisGdsiiPhysical Verification

Other Skills

Clock Tree SynthesisRoutingFloor PlanningPlacementMicrosoft WordMicrosoft OfficeMicrosoft ExcelDigital logic designASIC DESIGN FLOWIC FABRICATION PROCESSLINUXCMOS CONCEPTSANALYZE and DEBUG PERLTCL Scripts

About

To work with dedication and strive for excellence as well as perfection in the assigned task in Physical Design.To be a better individual by constant self-motivated learning and improvement. i.e., Physical Design , Physical Verification , STA, Synthesis.

Experience

10 yrs 1 mo
Total Experience
1 yr 8 mos
Average Tenure
4 yrs 7 mos
Current Experience

Qualcomm

Senior Physical Design Engineer

Oct 2021Present · 4 yrs 7 mos · Bengaluru, Karnataka, India

  • Responsibilities from PNR to GDSII
Physical DesignPhysical VerificationStatic Timing AnalysisClock Tree SynthesisRoutingFloor Planning+1

Mirafra technologies

Senior Physical Design Engineer

Dec 2020Sep 2021 · 9 mos · Bengaluru, Karnataka, India

  • Responsibilities from SYNTHESIS to GDSII with SONDREL Client, Hyderabad
SynthesisGDSIIPhysical Design

Leadsoc technologies pvt ltd

Senior Physical Design Engineer

May 2018Oct 2020 · 2 yrs 5 mos · Bengaluru, Karnataka, India

  • Responsibilities from PNR to GDSII and also Supported to ODC Projects
Physical DesignGDSII

Mindlance technologies

Physical Design Engineer - I

Mar 2017May 2018 · 1 yr 2 mos · MFAR Silverline Tech. Park, Whitefield, Bangalore

  • LEARNING TECHNIQUES in PD, PV FLOW and Design Related Issues
Physical DesignPhysical Verification

Rv-vlsi vlsi and embedded systems design center

Physical Design Graduate Trainee

Aug 2016Feb 2017 · 6 mos · Bangalore, INDIA

  • Taking an Industry Based Training to enter into CORE SECTOR i.e. VLSI, where this creates an Golden Oppurtunity to Fulfill MY DREAMS and creates a BRIDGE between My Technical Knowledge and CORE INDUSRTY Expectations.

Electronics corporation of india limited (ecil), department of atomic energy, government of india.

Post Graduate Trainee Engineer

Dec 2015Jul 2016 · 7 mos · Hyderabad Area, India

  • M.Tech Project THESIS at ECIL, Hyderabad.

Education

Andhra University

Master’s Degree — VLSI Design

Jan 2014Jan 2016

Raghu Institute of Technology - India

Bachelor’s Degree — Electronics and Communication Engineering

Jan 2009Jan 2013

Vikas Junior College

Associate’s Degree — INTERMEDIATE (M.P.C)

Jan 2007Jan 2009

BHASHYAM PUBLIC SCHOOL

High School

Jan 2006Jan 2007

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience