L

Leya Thomas

CEO

Bengaluru, Karnataka, India11 yrs 6 mos experience
Highly Stable

Key Highlights

  • Expert in Front End ASIC verification and UVM development.
  • Strong background in low power and GLS verification.
  • Proficient in creating comprehensive test plans and cases.
Stackforce AI infers this person is a Semiconductor Engineering specialist with a focus on ASIC verification and UVM methodologies.

Contact

LinkedIn

Skills

Core Skills

Assertion Based VerificationDebuggingTest CasesSemiconductor Engineering

Other Skills

low power verificationTest PlanningDACMemory mapped register verificationUnified Power Format (UPF)ProcessorsconstraintsCheckersJiraAnalytical SkillsProblem SolvingDigital ElectronicsAMBA AHBSystem VerilogUniversal Verification Methodology (UVM)

About

Specialist in Front End ASIC verification. Protocol experience in AHB, AXI. Worked on SOC with ARM processors(Cortex M/A series). Worked on Subsystem/IP level projects. Experienced in Assertion ,code coverage and Functional coverage and microcode coverage. Worked on Low power and GLS verification. UVM environment development from the scratch. Testplan and Testcase creation at different verification levels. High Debug skills.

Experience

11 yrs 6 mos
Total Experience
2 yrs 9 mos
Average Tenure
2 mos
Current Experience

L&t technology services

Technical Lead

Mar 2026 – Present · 2 mos

low power verificationAssertion Based VerificationDebuggingTest Planning

Amd

Sr Silicon Design Engineer

Oct 2020 – Feb 2026 · 5 yrs 4 mos

Test CasesSemiconductor Engineering

Wafer space

Senior Design Verification Engineer

Jun 2019 – Oct 2020 · 1 yr 4 mos

Test CasesSemiconductor Engineering

Wipro technologies

Project Engineer

Jan 2015 – Mar 2019 · 4 yrs 2 mos · Kochi,India

Test CasesSemiconductor Engineering

Maven silicon

Graduate Trainee

Jul 2014 – Dec 2014 · 5 mos · Bangalore Urban, Karnataka, India

Education

Karunya University

Bachelor of Technology - BTech

Jan 2010 – Jan 2014

Stackforce found 100+ more professionals with Assertion Based Verification & Debugging

Explore similar profiles based on matching skills and experience

Stanley Vadakethil

Stanley Vadakethil

Design Verification Engineer

at Micron Technology

Ahmedabad, India6 yrs 3 mos exp
SU

Satish U

Lead Engineer

at HCLTech

Bengaluru, India6 yrs 9 mos exp
IP Verificationsubsystem verification
Alugoju Anil kumar

Alugoju Anil kumar

System-on-Chip Design verification engineer

at Intel Corporation

Bengaluru, India5 yrs 10 mos exp
System on a Chip (SoC)Functional VerificationSystemVerilogUniversal Verification Methodology (UVM)
Indulakshmi V

Indulakshmi V

Verification Engineer

at AMD

Bengaluru, India3 yrs 8 mos exp
Verification EngineeringRTL Design
Anjaneyulu Chette

Anjaneyulu Chette

Design Verification Engineer

at AMD

Bengaluru, India7 yrs 9 mos exp
RTL VerificationUniversal Verification Methodology (UVM)
TG

Tejaswini Gummadavelly

Senior Design Verification Engineer

at MediaTek

Bengaluru, India4 yrs 3 mos exp
Subystem verification
Muhammedshabin S

Muhammedshabin S

Staff Engineer, Design Verification

at MediaTek

Bengaluru, India4 yrs 9 mos exp
Formal VerificationUniversal Verification Methodology (UVM)Cache Coherency
Swatipurna Sahoo

Swatipurna Sahoo

Senior Design Verification Engineer

at Qualcomm

Bengaluru, India3 yrs 10 mos exp
Functional VerificationUniversal Verification Methodology (UVM)