Gowrishankar R — Product Engineer
16 years of experience in ASIC/SOC design verification. Associated with function verification of 13 Chipsets - 10 have been successfully taped out. Specialities: Project/Program Management Verilog HDL, VHDL and System Verilog with focus in UVM based verification High Speed Serdes (HSS) verification Design for Debug DFx Power estimation Flow, Formal un-reachability flow. High speed protcols - PCIe. Bus protocols - AMBA Processors - ARM(A9,A5). GLS, AMS simulations
Stackforce AI infers this person is a Semiconductor Verification Expert with extensive experience in ASIC/SOC design.
Location: Bengaluru, Karnataka, India
Experience: 12 yrs 2 mos
Skills
- Soc Verification
- Functional Verification
Career Highlights
- 16 years of ASIC/SOC design verification experience.
- Successfully verified 13 chipsets, with 10 taped out.
- Expert in UVM based verification and high-speed protocols.
Work Experience
6 yrs 3 mos
Altran
Aeva
Principal Verification Engineer (1 yr 2 mos)
Senior Staff Verification Engineer (1 yr 9 mos)
Intel Corporation
SoC Design Engineer (2 yrs 5 mos)
SiCon Design Technologies Pvt. Ltd.
Verification Team Lead (5 mos)
Senior Verification Engineer (2 yrs)
Front EndDesign Engineer (1 yr 5 mos)
Mirafra Technologies
Verification Engineer (1 yr 10 mos)
GE Healthcare
Design Engineer (1 yr 2 mos)
Education
M.E at Anna University Chennai
B.E at Visvesvaraya Technological University