Mani Bharath Alapati

Product Engineer

Hyderabad, Telangana, India14 yrs 3 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in RISC-V CPU verification and architecture.
  • Proven leadership in ASIC digital design projects.
  • Strong background in functional verification methodologies.
Stackforce AI infers this person is a Semiconductor Verification Specialist with expertise in RISC-V architecture.

Contact

LinkedIn

Skills

Core Skills

Risc-vVerification

Other Skills

MMUPMPInterrupt ArchitectureCache CoherencyProcessorsCPUAMBAVeriolgSystem VerilogSoCVerification IPDebugOVMUVMRTL

Experience

14 yrs 3 mos
Total Experience
4 yrs 9 mos
Average Tenure
7 yrs 1 mo
Current Experience

Synopsys inc

4 roles

ASIC Digital Design, Principal Engineer

Promoted

Apr 2026 – Present · 1 mo

ASIC Digital Design, Sr Staff Engineer

Promoted

Feb 2024 – Apr 2026 · 2 yrs 2 mos

  • RISC-V CPU Verification.
  • Execution Unit, Data and Memory Pipeline, Hardware Prefetcher, Coherency.
  • AIA, Virtualization, MMU (Sv32), PMP, sPMP.
RISC-VMMUPMPInterrupt ArchitectureCache CoherencyProcessors+3

ASIC Digital Design Engineer, Staff

Oct 2021 – Feb 2024 · 2 yrs 4 mos

ASIC Digital Design Engineer, SR II

Mar 2019 – Sep 2021 · 2 yrs 6 mos

Qualcomm

2 roles

Sr Lead Engineer

Nov 2018 – Mar 2019 · 4 mos

Senior Engineer

Feb 2017 – Nov 2018 · 1 yr 9 mos

Soctronics

3 roles

Senior Engineer

Promoted

Apr 2016 – Feb 2017 · 10 mos

Logic Design Engineer

Jan 2014 – Mar 2016 · 2 yrs 2 mos

  • Frontend Functional Verification

Engineer Trainee

Nov 2011 – Dec 2013 · 2 yrs 1 mo

  • Frontend Functional Verification

Education

Birla Institute of Technology and Science, Pilani

Master of Technology - MTech — Microelectronics

Jan 2017 – Jan 2019

Institutions Of Engineers, India

Bachelor of Technology (B.Tech.) — Communications

Jan 2013 – Jan 2015

Government Institute Of Electronics

Spl. Diploma — Communication Engineering

Jan 2008 – Jan 2011

Sri Vignan Public School , Piduguralla

SSC

Jan 2007 – Jan 2008

Stackforce found 100+ more professionals with Risc-v & Verification

Explore similar profiles based on matching skills and experience

Aditya Gokhale

Aditya Gokhale

Senior Technical Lead

at Eximietas Design

Pune, India11 yrs 1 mo exp
FPGA DesignFunctional VerificationSoC Verification
Chirag Tyagi

Chirag Tyagi

ASIC DV Engineer

at Meta

Bengaluru, India8 yrs 2 mos exp
Subsystem VerificationVerification IP
Sai Chandu K

Sai Chandu K

Senior Design Engineer, CPU DV Team

at MIPS

Hyderabad, India1 yr 9 mos exp
CPU Design Verification
Arjun Singh

Arjun Singh

Senior Design Verification Engineer

at Microsoft

Noida, India13 yrs 9 mos exp
Artificial Intelligence (AI)Formal VerificationFunctional Verification
Tushar Nimkar

Tushar Nimkar

Member of Technical Staff

at AMD

Hyderabad, India11 yrs 2 mos exp
Embedded Software DevelopmentLinux Device Driver Development
NG

Neel Gala

CTO/Co-Founder

at InCore Semiconductors Pvt. Ltd.

Chennai, India15 yrs 9 mos exp
RISC-V Processor DesignSoC IP DevelopmentMicroprocessor DesignApproximate ComputingRISC-V ISA Design
AF

Aqib Faruqui

Incoming Software Engineer Intern

at Optiver

Manchester, United Kingdom1 yr 2 mos exp
C++C (Programming Language)
Rohit Mundada

Rohit Mundada

Principal Design Engineer

at Cadence

Pune, India8 yrs 4 mos exp
Functional SafetyDesign VerificationSoC IntegrationEthernet Verification