Mangapathi Raju Marella

Software Engineer

Hyderabad, Telangana, India5 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced Memory Design Engineer at Micron Technology.
  • Proficient in Python and Perl programming languages.
  • Strong background in solar installation and customer engagement.
Stackforce AI infers this person is a Memory Design Engineer with experience in hardware and solar engineering.

Contact

LinkedIn

Skills

Core Skills

Memory Design

Other Skills

Python (Programming Language)PerlC (Programming Language)VerilogLinuxSilvaco TCAD

Experience

5 yrs 6 mos
Total Experience
2 yrs 9 mos
Average Tenure
3 yrs 10 mos
Current Experience

Micron technology

Memory Design Engineer

Aug 2022 – Present · 3 yrs 10 mos · Hyderabad, Telangana, India

Python (Programming Language)Memory Design

Nvidia

Hardware Intern

Jan 2022 – Jun 2022 · 5 mos · Bengaluru, Karnataka, India

Python (Programming Language)

Intel corporation

Graduate Technical Intern

May 2021 – Jul 2021 · 2 mos · Bengaluru, Karnataka, India

Perl

Rrrk associates pvt ltd

Solar Engineer

Jul 2018 – Mar 2020 · 1 yr 8 mos · Hyderabad, Telangana, India

  • My Responsibility includes understanding the requirement of customers/clients,site visits,site feasibility and hassle-free solar installation for customers.

Education

Indian Institute of Technology (Banaras Hindu University), Varanasi

Master of Technology - MTech — Microelectronics

Jan 2020 – Jan 2022

Pragati Engineering college

B.Tech — Electronics and communication engineering

May 2014 – May 2018

Narayana Junior College,Kakinada

Intermediate

Jan 2012 – Jan 2014

Mary Immaculate High School-Samalkot

High School — SSC

Jan 2009 – Jan 2012

Stackforce found 34 more professionals with Memory Design

Explore similar profiles based on matching skills and experience

SAGAR ABACHI

SAGAR ABACHI

Staff Engineer

at MediaTek

Karnataka, India7 yrs 11 mos exp
Custom Memory Design(SRAM)Low-power DesignTransistorsCMOS
Himali Parikh

Himali Parikh

Staff SoC Design Engineer

at Intel Corporation

India14 yrs 3 mos exp
SK

Sudhir Kumar (Aggarwal)

Senior Director R&D

at Synopsys Inc

India21 yrs 9 mos exp
MK

Manali Khanna

Partner

at Top Consulting Company

Delhi, India33 yrs 1 mo exp
Design/VerificationPhysical design
SN

Srujana Nandoju

Digital Design Engineer

at Intel Corporation

Hyderabad, India6 yrs 8 mos exp
Physical DesignTiming Closure
SB

Shyam Sundar Balasubramanian

Senior Director of Engineering

at Qualcomm

Bengaluru, India22 yrs 1 mo exp
CPU designASIC
VP

Vivek Patel

Manager

at Synopsys Inc

Bengaluru, India12 yrs 1 mo exp
Raghav Sharma

Raghav Sharma

ASIC Engineer

at NVIDIA

Bengaluru, India3 yrs 4 mos exp
ASIC implementationmemory designIn-Memory Compute