Deepak Kartik Karuppusamy (dkk)

Product Engineer

Bengaluru, Karnataka, India15 yrs 5 mos experience
Highly Stable

Key Highlights

  • Expert in VLSI design methodologies and PNR strategies.
  • Proven track record in optimizing semiconductor workflows.
  • Strong background in hardware engineering and problem-solving.
Stackforce AI infers this person is a VLSI Design Engineer specializing in semiconductor solutions.

Contact

LinkedIn

Skills

Core Skills

Vlsi DesignPhysical Design

Other Skills

Problem SolvingPNRTCLTcl-TkComputer-Aided Design (CAD)FloorplanningScriptingHardware EngineeringPython (Programming Language)Synopsys toolsGDSPrimetimeCadenceC (Programming Language)C++

About

At Microsoft, our team specializes in advancing physical design methodologies, with a strong focus on place-and-route (PNR) strategies to optimize VLSI design workflows. Leveraging a proven hardware engineering background, we tackle complex challenges that elevate performance and efficiency across semiconductor solutions. Previously at Synopsys Inc., collaborative efforts led to streamlined processes and innovative solutions in VLSI design. Passionate about driving progress in the semiconductor field, we remain committed to supporting technological innovation and national development.

Experience

15 yrs 5 mos
Total Experience
2 yrs 9 mos
Average Tenure
1 yr 6 mos
Current Experience

Microsoft

Physical Design Methodology Engineer

Dec 2024 – Present · 1 yr 6 mos · India · Hybrid

Synopsys inc

2 roles

Senior Application Engineer II

Promoted

Jan 2024 – Dec 2024 · 11 mos · Bengaluru, Karnataka, India

  • At Synopsys Inc, our team leverages extensive hardware engineering prowess to deliver cutting-edge VLSI solutions. With a robust background in physical design and a focus on place-and-route (PNR) methodologies, we consistently solve complex problems to enhance product performance and efficiency.
  • Through collaborative efforts, our achievements include streamlined workflows and optimized design processes. Committed to advancing the field of semiconductor design, I am driven by a mission to contribute to the technological landscape, supporting innovation and national development.
Problem SolvingPNRTCLTcl-TkComputer-Aided Design (CAD)Physical Design+3

Senior Application Engineer

Jun 2020 – Dec 2023 · 3 yrs 6 mos · Bengaluru, Karnataka, India

Problem SolvingPNRTCLTcl-TkComputer-Aided Design (CAD)Physical Design+3

Wipro limited

2 roles

Project Engineer

Sep 2016 – Jun 2020 · 3 yrs 9 mos · Cochin Area, India

  • VLSI - Physical Design
Problem SolvingPNRTCLFloorplanningScriptingVLSI Design+1

Student Intern

Dec 2015 – Jun 2016 · 6 mos · Cochin

  • Internship in Wipro VLSI, explored the knowledge towards Physical Design domain.
Problem SolvingPNRTCLScripting

Amrita vishwa vidyapeetham

Postgraduate Student

Aug 2014 – Jul 2016 · 1 yr 11 mos · Coimbatore Area, India

  • Procured Masters in VLSI Design.
Problem SolvingPNRTCLScriptingVLSI DesignPhysical Design

Cares renewables private limited

Technical Support

Jan 2014 – Jun 2014 · 5 mos · Coimbatore Area, India

  • Technical Support for renewable energy setup for house hold utilization.
Hardware Engineering

Ppg institute of technology

Undergraduate Student

Aug 2010 – Mar 2014 · 3 yrs 7 mos · Coimbatore Area, India

  • Completed the Bachelor Degree in Electrical and Electronics Engineering.
Hardware Engineering

Education

Amrita Vishwa Vidyapeetham

Master's Degree — VLSI Design

Jan 2014 – Jan 2016

PPG INSTITUTE OF TECHNOLOGY,ANNA UNIVERSITY

Bachelor of Engineering (BE) — Electrical and Electronics Engineering

Jan 2010 – Jan 2014

Vidhyaa Vikas Boys Higher Secondary School

Higher Secondary Certificate — Computer Science

Jan 2008 – Jan 2010

Stackforce found 100+ more professionals with Vlsi Design & Physical Design

Explore similar profiles based on matching skills and experience

RP

Roshan Patnaik

Senior Layout Engineer

at Synopsys Inc

Hyderabad, India4 yrs exp
Memory layout
RC

Ranjitha C L

Analog Layout Design Sr Engineer

at Synopsys Inc

Bengaluru, India3 yrs exp
Analog LayoutVery-Large-Scale Integration (VLSI)
SV

Sandeep valavala

Senior Engineer

at Synopsys Inc

India4 yrs 5 mos exp
Place & RoutePhysical Design
TR

TEKURU RAGHAVENDRA SARMA

Staff Engineer

at Synopsys Inc

Bangalore Urban, India6 yrs 8 mos exp
Physical DesignPlace & RouteStatic Timing AnalysisEDA
AS

Avijeet Somani

CAD/EDA Lead

at Google

Bengaluru, India18 yrs 7 mos exp
EDAAIML/RLR&D Management
VK

Vinay Kumar K V

Applications Engineering, Engineer

at Synopsys Inc

Bengaluru, India2 yrs 10 mos exp
FPGA prototypingSynopsys Protocompiler
SM

Shahed Hassan Mahmad

CPU Architecture Validation Tool Development Engineer

at Intel Corporation

Bengaluru, India5 yrs 2 mos exp
Semiconductor EngineeringUniversal Verification Methodology (UVM)
HR

Hardik Rajvanshi

Sr AMS Layout Design Engineer

at Synopsys Inc

Noida, India5 yrs 6 mos exp
Analog LayoutComputer-Aided Design (CAD)Digital Layout