R

Roshan Patnaik

Software Engineer

Hyderabad, Telangana, India4 yrs experience

Key Highlights

  • Experienced Layout Engineer with strong technical skills.
  • Proficient in Java and memory layout design.
  • Bachelor's degree in Electrical and Electronics Engineering.
Stackforce AI infers this person is a VLSI engineer with expertise in layout design and verification.

Contact

LinkedIn

Skills

Core Skills

Memory Layout

Other Skills

JavaTransistorsProblem SolvingCircuit DesignLeadershipEnglishEngineeringMicrosoft ExcelMicrosoft OfficeMicrosoft WordMicrosoft PowerPointCSalesVery-Large-Scale Integration (VLSI)C++

About

*Working as a Contractor at Synopsys Inc *Experienced Layout Engineer with a demonstrated history of working with layout verification *Skilled in Unix Commands, tcl, CMOS working and fabrication, VLSI, Sales, C and Core Java *Strong engineering professional with a Bachelor of Technology - BTech focused in Electrical and Electronics Engineering from JNTUH College of Engineering Hyderabad.

Experience

4 yrs
Total Experience
--
Average Tenure
--
Current Experience

Synopsys inc

3 roles

Senior Layout Engineer

Promoted

Jan 2025 – Present · 1 yr 5 mos

Contractor

Jun 2022 – Jun 2025 · 3 yrs

JavaMemory layout

Layout Engineer

Jun 2021 – Jun 2022 · 1 yr

Zolo

Inter

Jul 2020 – Aug 2020 · 1 mo · Hyderabad, Telangana, India

Bharat heavy electricals limited

Project Intern

Jul 2019 – Jul 2019 · 0 mo · India

Tsspdcl

Intern

May 2019 – Jun 2019 · 1 mo

Electronics corporation of india limited (ecil)

Project Intern

May 2018 – Jun 2018 · 1 mo · India

Education

JNTUH College of Engineering Hyderabad

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Jan 2016 – Jan 2020

Stackforce found 100+ more professionals with Memory Layout

Explore similar profiles based on matching skills and experience

TA

Tarun Aggarwal

Test & Validation Sr. Engineer

at Synopsys Inc

Delhi, India2 yrs exp
Very-Large-Scale Integration (VLSI)Analog Circuit Design
AS

Avijeet Somani

CAD/EDA Lead

at Google

Bengaluru, India18 yrs 7 mos exp
EDAAIML/RLR&D Management
Arman Chandra

Arman Chandra

Sr. Verification Engineer

at Micron Technology

Hyderabad, India5 yrs 4 mos exp
Verification EngineeringAnalog Circuit DesignDesign Optimization
Anish Mon

Anish Mon

Project Engineer

at Wipro Limited

Bengaluru, India6 mos exp
SAURABH SINGH (सौरभ सिंह)

SAURABH SINGH (सौरभ सिंह)

Senior Technical Lead

at HCLTech

Bengaluru, India7 yrs 9 mos exp
Memory Design
Ajay Kumar Chowdhary

Ajay Kumar Chowdhary

Staff Engineer

at Synopsys Inc

Noida, India7 yrs exp
Compiler Assembly File (CAF) developmentFormal equivalence verificationDesign and VerificationBit Cell AnalysisMemory Design
Satik Asatryan

Satik Asatryan

Layout Design, Manager

at Synopsys Inc

Charentsavan, Armenia12 yrs 11 mos exp
VLSIPhysical designLayout design
Revanth Mouli CL

Revanth Mouli CL

A&MS Layout Design Engineer

at Synopsys Inc

Mysore, India2 yrs 4 mos exp
Analog & Mixed Signal LayoutVLSI Integrated Circuit & Layout