Ashish Tiwari

Software Engineer

Noida, Uttar Pradesh, India4 yrs 4 mos experience
Highly StableAI Enabled

Key Highlights

  • Experienced in Unified Power Format (UPF) for automation.
  • Proficient in advanced verification methodologies.
  • Skilled in AI-based automation solutions.
Stackforce AI infers this person is a Verification Engineer specializing in semiconductor design automation.

Contact

LinkedIn

Skills

Core Skills

Unified Power Format (upf)

Other Skills

Cursor AIAgentic AutomationVerdiSPICESystemVerilogVerilog-AMSVerilog-AVerilogAI Based AutomationsReal Number Modeling

Experience

4 yrs 4 mos
Total Experience
4 yrs 4 mos
Average Tenure
4 yrs 4 mos
Current Experience

Synopsys inc

Application Engineer

Feb 2022 – Present · 4 yrs 4 mos · Hyderabad, Telangana, India

Unified Power Format (UPF)Cursor AI

Education

Motilal Nehru National Institute Of Technology

M.tech — Power Electronics and drives

Jan 2019 – Jan 2021

Stackforce found 100+ more professionals with Unified Power Format (upf)

Explore similar profiles based on matching skills and experience

Prashuk Jain

Prashuk Jain

CAD and Methodology lead - RTL2PD

at Microsoft

Bengaluru, India13 yrs exp
Project ManagementPhysical DesignMethodology
Vaishnavi Reddy

Vaishnavi Reddy

Test and Validation senior engineer

at Synopsys Inc

Hyderabad, India4 yrs 5 mos exp
Very-Large-Scale Integration (VLSI)System on a Chip (SoC)
Stabin S

Stabin S

Senior Application Engineer

at Synopsys Inc

Chennai, India5 yrs 8 mos exp
Static Verification
DK

Darshan KS

Physical Design Engineer I

at Mirafra Technologies

Bengaluru, India2 yrs 2 mos exp
Physical DesignPower Optimization
Yuvaraj Siddani

Yuvaraj Siddani

Physical Design Engineer

at ChipEdge

Bengaluru, India0 mo exp
Physical DesignStatic Timing AnalysisTiming Closure
Mahantheshwara K

Mahantheshwara K

Physical Design Engineer

at Quest Global

Bengaluru, India3 yrs exp
Veeranjaneyulu .

Veeranjaneyulu .

Low Power Design Engineer - Contractor

at Qualcomm

Bengaluru, India2 yrs 1 mo exp
Low-power DesignPower AnalysisPhysical aware synthesisLogic Synthesis
Shashi Kumar Yadav (sky)

Shashi Kumar Yadav (sky)

ASIC Physical Design Engineer

at RV-VLSI VLSI and Embedded Systems Design Center

Bengaluru, India0 mo exp
Physical DesignASIC Design