Rishabh Gupta

Software Engineer

Bengaluru, Karnataka, India8 yrs experience
Highly Stable

Key Highlights

  • Expert in ASIC design and validation at NVIDIA.
  • Proficient in Allegro and schematic design.
  • Strong background in communication systems engineering.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in ASIC validation and circuit design.

Contact

LinkedIn

Skills

Core Skills

AllegroSchematic

Other Skills

JitterEthernet ValidationLabVIEWUSBPython (Programming Language)NI LabVIEWPCIeCData StructuresVery-Large-Scale Integration (VLSI)VerilogWireless Communications SystemsAnalog Circuit DesignAnalog communicationTanner EDA

Experience

8 yrs
Total Experience
5 yrs 8 mos
Average Tenure
2 yrs 4 mos
Current Experience

Nvidia

Senior Asic Engineer

Feb 2024 – Present · 2 yrs 4 mos · Bengaluru, Karnataka, India

Cadence design systems

2 roles

Lead Design Engineer

Promoted

Jun 2022 – Feb 2024 · 1 yr 8 mos

AllegroSchematic

Design Engineer II

Jun 2018 – Jun 2022 · 4 yrs

SchematicJitter

Education

National Institute of Technology, Tiruchirappalli

Master of Technology — Communication Systems

Jan 2016 – Jan 2018

Assam (Central) University

Bachelor of Technology - BTech

Jun 2012 – Jun 2016

Stackforce found 100+ more professionals with Allegro & Schematic

Explore similar profiles based on matching skills and experience

M.

Mohammad Shoaib .

Layout Design, Sr Engineer

at Synopsys Inc

Delhi, India3 yrs 9 mos exp
Electrical Rule Check (ERC)Design Rule Checking (DRC)
Kavya Patil

Kavya Patil

Engineer

at Vayavya Labs Pvt. Ltd.

Belgaum, India5 yrs 4 mos exp
Embedded LinuxEmbedded CDevice DriversEmbedded SystemsElectronics Design
Sona Martoyan

Sona Martoyan

Senior Staff Engineer

at Synopsys Inc

Armenia8 yrs 9 mos exp
Phani Kumar Dhulipaala

Phani Kumar Dhulipaala

Senior Member of Technical Staff

at AMD

Hyderabad, India14 yrs 2 mos exp
Physical DesignASIC DesignHardware Design
Pavithra Vinayagamoorthy

Pavithra Vinayagamoorthy

Senior Analog Layout Engineer

at SmartSoC Solutions Pvt Ltd

Bengaluru, India4 yrs 8 mos exp
Analog LayoutIC Layout
Venkatesh Sarnad

Venkatesh Sarnad

Test Engineer

at CTDI

Bengaluru, India8 yrs 3 mos exp
Test PlanningTroubleshooting
Rahul Kulkarni

Rahul Kulkarni

Technical Lead

at Sankalp Semiconductor

Hubli, India4 yrs 5 mos exp
Analog LayoutDesign Automation
Chandan Kumar

Chandan Kumar

Electronic Hardware Design Engineer

at Miko

Mumbai, India3 yrs 9 mos exp
Hardware EngineeringElectronics Hardware DesignEmbedded SystemsProduct Development