Kevin O'Brien

Director of Engineering

Grenoble, Auvergne-Rhône-Alpes, France30 yrs 5 mos experience

Highly Stable

Key Highlights

Expert in Functional Verification and EDA tools.
Proven leadership in verification engineering roles.
Strong background in ASIC and VLSI design methodologies.

Stackforce AI infers this person is a leader in EDA and verification engineering within the semiconductor industry.

Contact

Skills

Core Skills

Functional VerificationEda

Other Skills

Static Timing AnalysisVerilogVHDLTCLASICSystemVerilogVLSIFormal VerificationRTL designSoCSystemCICDebuggingIntegrated Circuit DesignTiming Closure

Experience

30 yrs 5 mos

Total Experience

15 yrs 2 mos

Average Tenure

Current Experience

Synopsys inc

4 roles

Verification Applications Engineer, Sr Director

Promoted

Feb 2024 – Present · 2 yrs 4 mos

EDAFunctional VerificationStatic Timing AnalysisVerilogVHDLTCL+11

Verification Applications Engineer, Principal

Promoted

Jan 2019 – Mar 2024 · 5 yrs 2 mos

Corporate Applications Engineer - Verification

Sep 2007 – Jan 2019 · 11 yrs 4 mos

R&D manager

Jan 2001 – Nov 2007 · 6 yrs 10 mos

Leda

R&D Manager

Sep 1993 – Dec 2000 · 7 yrs 3 mos · Grenoble, France

Education

Grenoble INP - Ense3

Doctor of Philosophy - PhD — Electrical and Electronics Engineering

Sep 1989 – Mar 1993

University of Limerick

Master's degree — Microelectronics

Jan 1982 – Jan 1989

Stackforce found 100+ more professionals with Functional Verification & Eda

Explore similar profiles based on matching skills and experience

Ankit Agarwal

Principal DV Engineer

at Microsoft

Bengaluru, India14 yrs 8 mos exp

SOC ValidationIP VerificationAI SOC VerificationSystem on a Chip (SoC)Function Verification

Ashish A.

Director

at Asiclabs

Noida, India25 yrs 5 mos exp

Physical DesignSystem on a Chip (SoC)RTL DesignVerification

Siva Somasundaram

Analog Layout Engineer

at leadIC Design Pvt Ltd

Erode, India4 yrs 9 mos exp

Analog LayoutCadence VirtuosoDesign Rule Checking (DRC)Layout Versus Schematic (LVS)Reliability Verification

Pooja Gautam

Senior Design Verification Engineer

at Arm

United Kingdom8 yrs 7 mos exp

ASIC Design VerificationFunctional Verification

Gaidhani Nishant

AE Group Director

at Cadence

Bengaluru, India24 yrs 5 mos exp

Physical Design

Abhijit Ghosh

Senior Lead Engineer

at Intel Corporation

Travancore, Australia18 yrs 10 mos exp

PythonReact.jsPerlMachine LearningCGI Perl

Rajnish Prasad

Synopsys Fellow

at Synopsys Inc

Mountain View, United States28 yrs 4 mos exp

Static Timing AnalysisTiming Optimization

Olivier Sallenave

Principal R&D Engineer

at Synopsys Inc

Lagarrigue, France17 yrs exp