S

Sai Sumanth

Software Engineer

Cuddapah, Andhra Pradesh, India7 yrs 9 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Advanced Nodes and PPA improvement.
  • Proficient in RTL Synthesis and Static Timing Analysis.
  • Strong foundation in Electrical and Electronics Engineering.
Stackforce AI infers this person is a Semiconductor Engineering professional with expertise in ASIC and VLSI design.

Contact

LinkedIn

Skills

Core Skills

Advanced NodesPpa ImprovementRtl SynthesisStatic Timing Analysis

Other Skills

Tool Command LanguageDebuggingSystem on a Chip (SoC)Application-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)VerilogC++C (Programming Language)

Experience

7 yrs 9 mos
Total Experience
3 yrs 10 mos
Average Tenure
4 yrs
Current Experience

Synopsys inc

3 roles

Senior Application Engineer

Promoted

Jan 2024 – Present · 2 yrs 5 mos

Advanced NodesPPA improvement

Application Engineer

Jun 2022 – Jan 2024 · 1 yr 7 mos

RTL SynthesisStatic Timing Analysis

Technical Intern

Oct 2021 – Jun 2022 · 8 mos

Tool Command Language

Team antariksh

Electrical and power system Engineer

Oct 2017 – Jul 2021 · 3 yrs 9 mos

Education

RV College Of Engineering

Bachelor of Technology - BTech

Jan 2017 – Jan 2021

Narayana IIT academy

Intermediate — Mpc

Jan 2015 – Jan 2017

Nagarjuna model school

Secondary education — School

Jan 2009 – Jan 2015

Stackforce found 100+ more professionals with Advanced Nodes & Ppa Improvement

Explore similar profiles based on matching skills and experience

YR

YERRA RAJESH

SOC Design Engineer

at Intel Corporation

Bengaluru, India7 yrs exp
RTL DevelopmentSoC Integration
PD

Phani Kumar Dhulipaala

Senior Member of Technical Staff

at AMD

Hyderabad, India14 yrs 2 mos exp
Physical DesignASIC DesignHardware Design
KINSHUK .

KINSHUK .

Staff Engineer

at Synopsys Inc

India5 yrs exp
PPA ImprovementsCritical Path Timing analysisStatic Timing AnalysisPPA Analysis
Mona Marmash

Mona Marmash

Solutions Engineering, Architect

at Synopsys Inc

Ashland, United States35 yrs 7 mos exp
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Shripad Deshpande

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp
EDASoCVirtual PrototypingASIPRTL design
Abhijeet Shahapurkar

Abhijeet Shahapurkar

Staff Engineer

at Synopsys Inc

Bengaluru, India4 yrs 5 mos exp
Digital IC DesignPhysical Design
Avinash K.

Avinash K.

Sr Manager, ASIC Digital Design

at Synopsys Inc

Bengaluru, India23 yrs 4 mos exp