U

Utkarsh Srivastava

Software Engineer

Bengaluru, Karnataka, India3 yrs 11 mos experience

Key Highlights

  • Experienced in ASIC verification and digital design.
  • Strong leadership skills in team-based projects.
  • Proficient in SystemVerilog and UVM methodologies.
Stackforce AI infers this person is a VLSI verification engineer with expertise in ASIC design and digital electronics.

Contact

LinkedIn

Skills

Core Skills

SystemverilogUniversal Verification Methodology (uvm)

Other Skills

LSFTeam LeadershipPerforceProblem SolvingDebuggingDigital ElectronicsC (Programming Language)Very-Large-Scale Integration (VLSI)VerilogMATLABVHDLH-SpiceDigital Circuit DesignCMOSStatic Timing Analysis

Experience

3 yrs 11 mos
Total Experience
--
Average Tenure
--
Current Experience

Synopsys inc

4 roles

ASIC Digital Design, Sr Engineer

Promoted

Feb 2024 – Present · 2 yrs 4 mos

SystemVerilogLSFUniversal Verification Methodology (UVM)Team LeadershipPerforceProblem Solving+1

ASIC Digital Design Engineer II

Promoted

Jan 2024 – Feb 2024 · 1 mo

SystemVerilogUniversal Verification Methodology (UVM)PerforceProblem Solving

ASIC Digital Design Engineer I

Jun 2022 – Jan 2024 · 1 yr 7 mos

SystemVerilogUniversal Verification Methodology (UVM)Digital ElectronicsProblem Solving

Internship Trainee

Jan 2022 – Jun 2022 · 5 mos

SystemVerilogUniversal Verification Methodology (UVM)Digital Electronics

Education

Birla Institute of Technology, Mesra

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2018 – Jan 2022

Seth Anandram Jaipuria School, Vasundhara, Ghaziabad

Apr 2016 – May 2018

Khaitan Public School

Apr 2011 – May 2016

Stackforce found 100+ more professionals with Systemverilog & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp
Synopsys tools
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Shripad Deshpande

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp
EDASoCVirtual PrototypingASIPRTL design
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
DG

Dinesh Kumar G V N

Senior Verification Engineer

at Qualcomm

Bengaluru, India6 yrs 11 mos exp
Unified Power Format (UPF)Universal Verification Methodology (UVM)
Shivaprasad Boddupally

Shivaprasad Boddupally

Analog Design Engineer

at Sophrosyne Semiconductor

Nalgonda, India4 yrs 4 mos exp
Analog Integrated Circuit DesignElectronic Circuit DesignSilicon Validation