Krushnakant Kori

DevOps Engineer

Bengaluru, Karnataka, India6 yrs 9 mos experience
Highly Stable

Key Highlights

  • Expert in DFT for complex semiconductor designs.
  • Hands-on experience with industry-leading EDA tools.
  • Proven track record in silicon validation and yield improvement.
Stackforce AI infers this person is a Semiconductor Engineering professional with expertise in DFT and silicon validation.

Contact

Skills

Core Skills

DftSilicon Validation

Other Skills

Coverage AnalysisProblem SolvingVCSTetramaxSilicon bring-upShell ScriptingScan InsertionMemory BISTDFT CompilerAutomatic Test Pattern Generation (ATPG)Very-Large-Scale Integration (VLSI)Project ManagementMicrocontrollersDigital ElectronicsVerilog

About

- Semiconductor professional with relevant experience in DFT for complex design with multi-million flop count - Hands on experience on various industries EDA tools such as Synopsys and Tessent - Worked on different technology nodes (3nm, 5nm, 7nm, 16nm, 28nm, 90nm and 110nm) - Industry and professional skills such as teamwork, problem solving Worked on below areas: - MBIST Insertion and verification - Scan insertion with Synopsys DFT Compiler - Shift Power Controller for low power design - OCC Insertion - Streaming Scan Network(SSN) - Mesh Clock Asynchronous Interface Hardware - Pattern generation for various fault models such as Stuck-at, TDF, Path Delay, IDDQ, RSQ, Cell aware, Bridge, Hold and high current test - DVS and HTOL pattern generation for latent defects - ATPG coverage improvement for SAF and TDF - Zero delay and Timing simulation mismatch debug - LEC Check and ECO - Silicon bring-up and post silicon diagnostics/debug activity with Tessent and Synopsys tools - Diagnosis Driven Yield Analysis (DDYA) - Yield improvement and Quality Initiative activity - RMA (Return Manufacturing Assets) Debug - IO/MISC tests such as Thermal sensor, PMRO, PLL, Chip ID, IDCODE, PVT

Experience

6 yrs 9 mos
Total Experience
1 yr 9 mos
Average Tenure
1 yr 4 mos
Current Experience

Broadcom

ASIC - Senior DFT Engineer

Feb 2025Present · 1 yr 4 mos · Bengaluru, Karnataka, India · On-site

Qualcomm

Senior DFT Engineer

May 2024Feb 2025 · 9 mos · Noida · On-site

  • Worked on DDR SubSystem for Complex Computing SOC

Einfochips (an arrow company)

3 roles

ASIC - Senior DFT Engineer (Level 1)

Promoted

Apr 2023Apr 2024 · 1 yr

Coverage AnalysisProblem SolvingSilicon ValidationVCSTetramaxSilicon bring-up+5

ASIC DFT Engineer

Aug 2020May 2023 · 2 yrs 9 mos

DFT CompilerAutomatic Test Pattern Generation (ATPG)DFT

Trainee Engineer

Feb 2020Aug 2020 · 6 mos

Eitra - einfochips training & research academy ltd

Project Trainee

Jul 2019Jan 2020 · 6 mos · Ahmedabad Area, India

Baroda electric meters pvt ltd.

Summer Internship

Jun 2018Jun 2018 · 0 mo · Vallabh Vidyanagar

Baroda electric meters pvt. ltd.

Summer Internship

Jun 2017Jun 2017 · 0 mo · VITTHAL UDHYOGNAGAR

  • industrial training internship

Isro - indian space research organization

Industrial visit

Mar 2017Mar 2017 · 0 mo · Ahmedabad, Gujarat, India

Bharat sanchar nigam limited

Industrial visit

Mar 2017Mar 2017 · 0 mo · Ahmedabad, Gujarat, India

Education

Birla Vishvakarma Mahavidyalaya

Bachelor of Technology — Electrical and Electronics Engineering

Jan 2015Jan 2019

BASUDIWALA HIGH SCHOOL

student

Jan 2003Jan 2015

Stackforce found 100+ more professionals with Dft & Silicon Validation

Explore similar profiles based on matching skills and experience