Vaibhav Sharma

Software Engineer

Bengaluru, Karnataka, India7 yrs 7 mos experience

Highly Stable

Key Highlights

Expert in Standard Cell Characterization and Static Timing Analysis.
Proficient in ASIC design and verification tools.
Strong background in digital circuit design and semiconductor physics.

Stackforce AI infers this person is a semiconductor engineering expert with a focus on ASIC design and characterization.

Contact

Skills

Core Skills

Standard Cell CharacterizationStatic Timing Analysis

Other Skills

Application-Specific Integrated Circuits (ASIC)HspicesiliconsmartprimelibSTAMicrosoft OfficeMicrosoft ExcelMicrosoft PowerPointVerilogGood communication skillsLibrary characterizationDigital Circuit DesignLayout DesignCMOSSemiconductore physics

Experience

7 yrs 7 mos

Total Experience

7 yrs 7 mos

Average Tenure

7 yrs 7 mos

Current Experience

Synopsys inc

4 roles

Staff Engineer, R&D Engineering

Promoted

Jan 2024 – Present · 2 yrs 5 mos · On-site

Standard cell characterizationStatic Timing AnalysisApplication-Specific Integrated Circuits (ASIC)Hspicesiliconsmartprimelib+1

Senior Engineer, R&D Engineering

Promoted

Jun 2021 – Dec 2023 · 2 yrs 6 mos · On-site

Engineer, R&D Engineering

Jul 2019 – Jun 2021 · 1 yr 11 mos · On-site

Intern , R&D Engineering

Oct 2018 – Jul 2019 · 9 mos · On-site

Education

Jaipur National University

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Standard Cell Characterization & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Mohit Saini

Senior Design Engineer

at Microsoft

Bengaluru, India10 yrs 7 mos exp

RTL DesignMicroarchitectureData CompressionCPU DesignComputer Architecture

Nithin Kumar

ASIC Design Engineer

at Synopsys Inc

Kurnool, India2 yrs 8 mos exp

Application-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)Digital design

Anish Mon

Project Engineer

at Wipro Limited

Bengaluru, India6 mos exp

Jeetesh Chaturvedi

A&MS Circuit Design Engr

at Synopsys Inc

Bengaluru, India10 yrs 1 mo exp

Circuit DesignFPGAASIC

Alcent Teoh

Application Engineer

at Synopsys Inc

Simpang Ampat, Malaysia8 yrs 8 mos exp

Static Timing AnalysisLow-power Design

Vineeth Kumar Kori

Analog Layout Engineer

at Texas Instruments

Bengaluru, India3 yrs 10 mos exp

Analog Layout DesignProblem SolvingDesign Rule Checking (DRC)

Vishwajith V Pai

Applications Engineer

at Synopsys Inc

Bengaluru, India2 yrs 3 mos exp

Physical Design

Gujjala Parameswari..

Advanced VLSI Design and Verification Trainee

at Maven Silicon

YSR, India3 yrs 2 mos exp

RTL Verification