R

Raj Kumar

Product Engineer

Bengaluru, Karnataka, India5 yrs 8 mos experience

Key Highlights

  • Expert in developing robust verification methodologies.
  • Proficient in System Verilog and UVM for complex circuits.
  • Strong collaboration skills driving innovative solutions.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in Automotive and Digital Circuit Design.

Contact

Skills

Core Skills

Design VerificationUvm

Other Skills

SystemVerilogProblem SolvingRTLTest Bench IntegrationCadence SoftwareAXICommunicationObject-Oriented Programming (OOP)Analytical SkillsIP VerificationRALRTL VerificationAssertionsQuestaSimVmanager

About

As a seasoned design verification engineer with 3 years of experience, I excel in developing and implementing robust verification methodologies for complex digital circuits. Proficient in System Verilog, UVM, RAL, and RTL debugging, I excel in collaborative environments, driving innovative solutions, and ensuring high-quality designs. *Key Strengths:* - Design Verification: Developing and executing verification plans, creating testbenches, and debugging complex issues. - System Verilog and UVM: Expertise in designing and implementing verification environments using System Verilog and UVM. - RTL Debugging: Skilled in identifying and resolving issues in RTL designs. - Collaboration: Proven track record of working effectively with cross-functional teams to drive project success.

Experience

5 yrs 8 mos
Total Experience
--
Average Tenure
--
Current Experience

Samsung semiconductor

2 roles

Associate Staff Engineer

Mar 2026Present · 3 mos · Hybrid

Senior Engineer

Jul 2022Mar 2026 · 3 yrs 8 mos · Hybrid

  • Automotive Controller -
  • 1. Involved in Automotive Project which is based on NVMe Protocol.
  • 2. Currently handling verification of Arbiter and Abort flow in NVMe IP.
  • SSD Controller-
  • 1. Worked for client NVMe Project.
  • 2. Verification of SRAMS(Register Model), a module that is mainly based on UVM RAL.
  • 3. Handled RTL and TB Integrations.
  • 4. Integration of CI/CD Regression Framework to Test Bench.
  • 5. Developed Test cases related to clock gating scenarios.
  • 6. Coded Functional coverage for SRAMs Verification and achieved 100% FC .
SystemVerilogProblem SolvingDesign VerificationUVM

National institute of technology calicut

Teaching Assistant

Oct 2020Aug 2022 · 1 yr 10 mos · Kozhikode, Kerala, India

  • Conducting Laboratory sessions, Correction of answer sheets, Assisting students in problem solving.

Education

National Institute of Technology Calicut

Master of Technology - MTech — Electrical and Electronics Engineering

Jan 2020Jan 2022

Prasad V Potluri Siddhartha Institute of Technology

Bachelor's degree — Electrical and Electronics Engineering

Jun 2015May 2018

Government Polytechnic Vijayawada

DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING — EEE

Jan 2012Jan 2015

D.A.V. Public School - India

High School

Jul 2002May 2012

Stackforce found 100+ more professionals with Design Verification & Uvm

Explore similar profiles based on matching skills and experience