Harsha H M

Software Engineer

Davangere, Karnataka, India3 yrs 3 mos experience
Highly Stable

Key Highlights

  • Experienced in FPGA design and implementation.
  • Proficient in Ethernet controller development.
  • Strong analytical skills in semiconductor projects.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in FPGA and Ethernet technologies.

Contact

LinkedIn

Skills

Core Skills

Field-programmable Gate Arrays (fpga)

Other Skills

Analytical SkillsVerilogVerification and Validation (V&V)Very-Large-Scale Integration (VLSI)EngineeringEnglishStrategyProblem Solving

Experience

3 yrs 3 mos
Total Experience
3 yrs 3 mos
Average Tenure
3 yrs 3 mos
Current Experience

Synopsys inc

2 roles

ASIC Digital Design Engineer 1

Mar 2023 – Present · 3 yrs 3 mos · Bengaluru, Karnataka, India

  • Ethernet Controllers ->
  • XGMAC,
  • 25GMAC,
  • QOS
  • PHY->
  • 10Base1TS
  • QSFP
  • MARVEL PHY
  • PROTOTYPING PLATFORM ->
  • HAPS80
  • HAPS100_1F
  • HAPS100_4F
Field-Programmable Gate Arrays (FPGA)Analytical Skills

Intern

Oct 2022 – Mar 2023 · 5 mos · Bengaluru, Karnataka, India

Field-Programmable Gate Arrays (FPGA)

Education

Bapuji Institute of Engineering & Technology, DAVANAGERE

Bachelor of Engineering - BE

Jan 2018 – Jan 2022

Stackforce found 100+ more professionals with Field-programmable Gate Arrays (fpga)

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp
Synopsys tools
Vaishnav Achath

Vaishnav Achath

Maintainer

at The Zephyr Project

Bengaluru, India7 yrs 7 mos exp
Embedded SystemsReal-Time Operating Systems (RTOS)Software ArchitectureVirtualizationHypervisor
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Amit Ranjan

Amit Ranjan

Senior Research And Development Engineer

at Tejas Networks

Nalanda, India8 yrs 10 mos exp
Hardware EngineeringElectronics Hardware Design
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
Nishant Gupta

Nishant Gupta

Senior VLSI Design Engineer

at Sandisk

Bengaluru, India6 yrs 7 mos exp
FPGA IP Software DevelopmentFunctional VerificationDigital DesignsComputer Vision Systems DevelopmentFPGA Implementation
DG

Dinesh Kumar G V N

Senior Verification Engineer

at Qualcomm

Bengaluru, India6 yrs 11 mos exp
Unified Power Format (UPF)Universal Verification Methodology (UVM)
Ashish Agrawal

Ashish Agrawal

Principal Engineer

at Synopsys Inc

Noida, India18 yrs 10 mos exp
C++FPGA