Rakshith G R

Software Engineer

Bengaluru, Karnataka, India11 yrs 11 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Over a decade of engineering experience
Expertise in verification methodologies
Strong collaboration in EDA solutions

Stackforce AI infers this person is a semiconductor design expert specializing in EDA and verification methodologies.

Contact

Skills

Core Skills

SystemverilogUvm

Other Skills

VerilogUniversal Verification Methodology (UVM)Unified Power Format (UPF)Formal VerificationDebuggingStatic AnalysisCoverage driven verificationEmbedded SystemsCC++MatlabPowerPointVHDLMicrocontrollersLinux

About

With over a decade of experience in engineering, currently contributing as a Principal Application Engineer at Synopsys Inc, specializing in SystemVerilog, UVM, and Unified Power Format (UPF). Collaborates effectively with teams to advance electronic design automation (EDA) solutions while ensuring robust verification methodologies. Committed to delivering impactful results aligned with Synopsys' mission to enable innovation in semiconductor design. Thrives in dynamic environments, leveraging technical expertise and problem-solving skills to optimize processes and support cutting-edge technology development.

Experience

11 yrs 11 mos

Total Experience

5 yrs 11 mos

Average Tenure

6 yrs 10 mos

Current Experience

Synopsys inc

5 roles

Principal Application Engineer

Promoted

Nov 2024 – Present · 1 yr 7 mos

VerilogSystemVerilogUniversal Verification Methodology (UVM)Unified Power Format (UPF)Formal VerificationDebugging+3

Sr staff Application Engineer

Promoted

Feb 2024 – Jan 2025 · 11 mos

Staff Application Engineer

Feb 2023 – Jul 2024 · 1 yr 5 mos

Senior Application Engineer 2

Dec 2020 – Apr 2023 · 2 yrs 4 mos

Senior Application Engineer

Aug 2019 – Dec 2020 · 1 yr 4 mos

Mentor graphics

4 roles

Verification Technologist - Functional Verification

Feb 2018 – Aug 2019 · 1 yr 6 mos

SV/ UVM verification, Low Power (UPF based verification) and Formal technologies.

Application Engineer 2

Promoted

Jul 2017 – Feb 2018 · 7 mos

Application Engineer

Promoted

Jul 2015 – Jul 2017 · 2 yrs

Associate Application Engineer

Jul 2014 – Jul 2015 · 1 yr

Education

Visvesvaraya Technological University

Bachelor of Engineering (B.E.) — Electronics and Communications Engineering

Jan 2010 – Jan 2014

Carmel High School

Secondary education

Stackforce found 100+ more professionals with Systemverilog & Uvm

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp

Physical DesignMicroarchitecture

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp

Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp

Performance VerificationSilicon Bring-upPerformance Analysis

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp

EDASoCVirtual PrototypingASIPRTL design

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp

Static Timing AnalysisCircuit DesignHardware Security

Dinesh Kumar G V N

Senior Verification Engineer

at Qualcomm

Bengaluru, India6 yrs 11 mos exp

Unified Power Format (UPF)Universal Verification Methodology (UVM)

Shivaprasad Boddupally

Analog Design Engineer

at Sophrosyne Semiconductor

Nalgonda, India4 yrs 4 mos exp

Analog Integrated Circuit DesignElectronic Circuit DesignSilicon Validation