Manju Palli

Software Engineer

Krishna, Andhra Pradesh, India1 yr 3 mos experience

Key Highlights

  • R&D Engineer with expertise in Digital VLSI.
  • Proficient in FPGA and digital system design.
  • Strong foundation in Electronics and Communication Engineering.
Stackforce AI infers this person is a Digital VLSI Engineer with a focus on FPGA technologies.

Contact

LinkedIn

Skills

Core Skills

Digital System DesignField-programmable Gate Arrays (fpga)

Other Skills

Gate Level SimulationCoverage closureLTSpiceDebuggingX-PropPartition CompileUnified Power Format (UPF)VerdiVCSLinuxStatic Timing AnalysisIntel Quartus PrimeXilinx VivadoNI MultisimSystemVerilog

Experience

1 yr 3 mos
Total Experience
1 yr 3 mos
Average Tenure
1 yr 3 mos
Current Experience

Synopsys inc

2 roles

R&D Engineer

Mar 2025 – Present · 1 yr 3 mos · Hyderabad, Telangana, India · Hybrid

Gate Level SimulationCoverage closureDigital System DesignLTSpiceDebuggingField-Programmable Gate Arrays (FPGA)+16

Technical Engineering intern

Nov 2023 – Dec 2024 · 1 yr 1 mo · Hyderabad, Telangana, India · Hybrid

Education

RAJIV GANDHI UNIVERSITY OF KNOWLEDGE TECHNOLOGIES, NUZVID

Bachelor of Technology - BTech — Electronics and communication engineering

Jul 2018 – Apr 2024

Advanced foundation course

Dec 2016 – May 2018

Stackforce found 100+ more professionals with Digital System Design & Field-programmable Gate Arrays (fpga)

Explore similar profiles based on matching skills and experience

AP

Ayush Pathak

Lead Engineer

at HCLTech

Bengaluru, India4 yrs 8 mos exp
System on a Chip (SoC)VerificationDDR4Power ManagementAI Workloads
VK

Vikky Kumar

Sr.Design verification Engineer

at Synopsys Inc

Bengaluru, India4 yrs exp
Digital ElectronicsUniversal Verification Methodology (UVM)
PF

Pelageia Frolova

ASIC Physical Design Engineer II

at Synopsys Inc

Yerevan, Armenia5 yrs 4 mos exp
ASICPhysical DesignCAD DevelopmentIC DesignAlgorithm Development
PG

Pradeep Garg

Staff Engineer

at Qualcomm

India11 yrs 11 mos exp
IP VerificationFunctional VerificationUniversal Verification Methodology (UVM)SOC verificationHardware Verification
AS

Amrutha Sai

Software Engineer

at OneBill Software

Bengaluru, India3 yrs 6 mos exp
Web Application DevelopmentMobile Application Development
EK

Emarishi Kataria

Design and Verification

at 3ST Technologies

New Delhi, India2 yrs 10 mos exp
VLSI DesignVerification
VB

VENKATESH BADIGER

Physical Design Engineer

at Intel Corporation

Bengaluru, India2 yrs 2 mos exp
Physical DesignDigital DesignsPhysical Verification
Punyaslok swain

Punyaslok swain

Senior R&D Engineer

at Synopsys Inc

India6 yrs 3 mos exp
Physical DesignStatic Timing AnalysisVerilogSystemVerilogTelemetry