S

Sarmistha Sahoo

Software Engineer

Odisha, India5 yrs 5 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in R&D engineering with a focus on digital design.
  • Proficient in multiple programming languages and verification methodologies.
  • Strong background in electrical engineering and power systems.
Stackforce AI infers this person is a Digital Design Engineer with expertise in R&D for semiconductor technologies.

Contact

LinkedIn

Skills

Other Skills

VerilogSystemVerilogUniversal Verification Methodology (UVM)LinuxPCIeAMBA AHBAXIC (Programming Language)C++Programmable Logic Controller (PLC)MatlabElectrical Engineering

Experience

5 yrs 5 mos
Total Experience
2 yrs 8 mos
Average Tenure
3 yrs
Current Experience

Synopsys inc

2 roles

R&D Engineering, Staff Engineer

Feb 2025 – Present · 1 yr 4 mos · Bhubaneswar, Odisha, India · On-site

R&D Engineering, Sr Engineer

Jun 2023 – Feb 2025 · 1 yr 8 mos · Bhubaneswar, Odisha, India · On-site

Asiczen technologies

Digital Design Engineer - I

Jan 2021 – Jun 2023 · 2 yrs 5 mos · Bhubaneswar, Odisha, India · On-site

Odisha power transmission corporation limited

Internship Trainee

Jun 2017 – Jun 2017 · 0 mo · Odisha, India

Education

Odisha University of Technology and Research

Master of Technology - MTech — Power System Engineering

Jan 2019 – Jan 2021

Odisha University of Technology and Research

B.tech — Electrical Engineering

Jan 2014 – Jan 2018

Gayatri Women's College,Bhubaneswar

Intermediate — Science

Jan 2012 – Jan 2014

Pratap Sasan Girls High School

Matriculation

Jan 2011 – Jan 2012

Stackforce found 100+ more professionals with Verilog & SystemVerilog

Explore similar profiles based on matching skills and experience

AP

Ayush Pathak

Lead Engineer

at HCLTech

Bengaluru, India4 yrs 8 mos exp
System on a Chip (SoC)VerificationDDR4Power ManagementAI Workloads
RG

Ruhani Goyal

Lead Product Validation Engineer

at Cadence

Patiala, India3 yrs 7 mos exp
VLSI DesignEDA
JM

Jucemar Monteiro

R&D Software Engineer, Senior Staff

at Synopsys Inc

Sunnyvale, United States17 yrs 8 mos exp
Physical OptimizationHigh-Performance ComputingEDA Research
SK

SHUBHAM KUMAR SUMAN

Assistant Professor

at Lloyd Institute of Engineering and Technology

Noida, India2 yrs 8 mos exp
C++
AK

Aswini K P

Hw-assisted Verification | Staff Engineer

at Synopsys Inc

Bengaluru, India7 yrs 6 mos exp
Static Timing AnalysisRTL DesignPhysical DesignPower Optimization
TA

Tigran Alaverdyan

Senior Analog Design Engineer

at Synopsys Inc

Yerevan, Armenia4 yrs 9 mos exp
Analog Circuit DesignDigital Circuit Design
VK

Vikky Kumar

Sr.Design verification Engineer

at Synopsys Inc

Bengaluru, India4 yrs exp
Digital ElectronicsUniversal Verification Methodology (UVM)
GT

Garima Tomar

Standard Cells Layout Design Sr Engineer

at Synopsys Inc

Hyderabad, India2 yrs 9 mos exp
Integrated Circuits (IC)Layout Design