Siddesha M

Software Engineer

Bengaluru, Karnataka, India3 yrs 10 mos experience

Key Highlights

  • Proven track record in analog and mixed-signal IC design.
  • Expertise in custom layouts across multiple technology nodes.
  • Strong knowledge of analog verification processes.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in analog and mixed-signal integrated circuits.

Contact

LinkedIn

Skills

Core Skills

Analog Layout DesignCustom Layouts

Other Skills

Design Rule Checking (DRC)Layout Versus Schematic (LVS)AntennasLatch upFloor planAnalog Circuit DesignLayout DesignApplication-Specific Integrated Circuits (ASIC)Digital Circuit Design

About

Analog Layout Engineer with a proven track record of designing and implementing high-performance analog and mixed-signal integrated circuits. Proficient in Custom layouts in TSMC 2nm,7nm, 28nm, 40nm,90nm and 180nm. worked on various type of analog blocks and digital blocks . knowledge on analog verification like design rule check and lvs. knowledge on standard cell design and floor planing technique.understanding quality of layout and using advanced features to make layout easier and faster.

Experience

3 yrs 10 mos
Total Experience
1 yr 3 mos
Average Tenure
1 yr 3 mos
Current Experience

Signitude

Analog Design Engineer

Mar 2025 – Present · 1 yr 3 mos

Krisemi design technologies pvt ltd

Analog layout designer

Dec 2023 – Nov 2024 · 11 mos · Hyderabad, Telangana, India · On-site

Yq14 technologies pvt ltd (client: capgemini)

Analog Design Engineer

Apr 2022 – Dec 2023 · 1 yr 8 mos · Bengaluru, Karnataka, India · Hybrid

  • Worked as a Analog layout design.

Education

B N M Institute of Technology, BANGALORE

Bachelor of Engineering — Electrical and Electronics Engineering

Jan 2014 – Oct 2019

Stackforce found 100+ more professionals with Analog Layout Design & Custom Layouts

Explore similar profiles based on matching skills and experience

VK

Vinay Kushwaha

Associate Staff Engineer

at Samsung Semiconductor

West Delhi, India7 yrs 3 mos exp
Standard Cell
BS

Bhagyashree Sada

Analog layout Engineer

at HCLTech

Bengaluru, India2 yrs exp
Analog layout designFloor planning
DG

Daniel Giftson E

ASIC Design and Verification Engineer

at Ceremorphic, Inc.

Chennai, India1 yr 7 mos exp
RTL DesignFunctional VerificationMemory ControllersUniversal Verification Methodology (UVM)
MANIKANTA N

MANIKANTA N

A&MS Layout Design Engineer II

at Synopsys Inc

Mysore, India6 yrs 10 mos exp
Layout DesignMemory DesignHigh Speed SRAM Design
VS

Vanapalli Shanmukha sai

Trainee

at Maven Silicon

Tanuku, India0 mo exp
Brunda M N

Brunda M N

Research And Development Engineer

at Synopsys Inc

Bengaluru, India6 yrs 9 mos exp
CharacterizationVery-Large-Scale Integration (VLSI)
JATIN K.

JATIN K.

Senior Analog Design Engineer

at Synopsys Inc

Delhi, India3 yrs exp
IP developmentDigital Designs
Meri Margaryan

Meri Margaryan

Senior Analog Design Engineer

at Synopsys Inc

Yerevan, Armenia5 yrs 2 mos exp
Mixed-Signal IC DesignRobotics