Bhagyashree Sada

Software Engineer

Bengaluru, Karnataka, India2 yrs experience
Highly Stable

Key Highlights

  • Expert in Analog and Mixed Signal IC layout designs.
  • Proficient in LVS DRC with high-quality layouts.
  • Strong communication skills with design teams.
Stackforce AI infers this person is a skilled Analog Layout Engineer in the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Analog Layout DesignFloor Planning

Other Skills

Area optimizationShieldingParasitic extractionDesign Rule Checking (DRC)Layout Versus Schematic (LVS)Cadence VirtuosoMask DesignLogic GatesDebuggingElectromigrationBlock DiagramsDesign for ManufacturingHVDRCLatchupEmir

About

I have good Experience in Analog and Mixed Signal IC layout Designs. Good experience in clearing LVS DRC with better quality of layouts and communication with design team for ECO's. Technologies: TSMC 3nm,7nm, TSMC 40nm, Intel 3nm, Intel 5nm, Intel 18A, GPDK 180. Projects: Serdes(GDDR7), LDO(ADPLL) Specialties Floor planning, Area optimization, Matching techniques, Sheilding, Parasitic extraction, Handling Failure mechanisms, VERIFICATION TOOLS:CALIBRE, PVS,LVG (DRC, LVS and hipallf bundle) good grip on Cadence Virtuoso 6.1.5.

Experience

2 yrs
Total Experience
2 yrs
Average Tenure
2 yrs
Current Experience

Hcltech

Analog layout Engineer

Jun 2024 – Present · 2 yrs · Hubli, Karnataka, India · On-site

Analog layout designFloor planningArea optimizationShieldingParasitic extractionDesign Rule Checking (DRC)+2

Aiit institute

Trainee at Aiit Institute Bangalore

Jul 2023 – May 2024 · 10 mos · Bengaluru, Karnataka, India · On-site

Education

Basaveshwar Engineering College (A), Bagalkote

Bachelor of Engineering - BE — Electronic and communication engineering

Aug 2019 – Sep 2023

Stackforce found 100+ more professionals with Analog Layout Design & Floor Planning

Explore similar profiles based on matching skills and experience

VK

Vinay Kushwaha

Associate Staff Engineer

at Samsung Semiconductor

West Delhi, India7 yrs 3 mos exp
Standard Cell
SM

Siddesha M

Analog Design Engineer

at Signitude

Bengaluru, India3 yrs 10 mos exp
Analog layout designCustom layouts
DG

Daniel Giftson E

ASIC Design and Verification Engineer

at Ceremorphic, Inc.

Chennai, India1 yr 7 mos exp
RTL DesignFunctional VerificationMemory ControllersUniversal Verification Methodology (UVM)
AM

Ashutosh Mishra

Design Engineer

at Synopsys Inc

Noida, India4 yrs 11 mos exp
Memory ArchitectureDesign and CharacterizationPhysical DesignStatic Timing Analysis
Kripanshu K.

Kripanshu K.

Senior Application Engineer

at Synopsys Inc

Chandigarh, India3 yrs 5 mos exp
Place & RouteEDAPhysical DesignTiming ClosureDesign Rule Checking (DRC)
MANIKANTA N

MANIKANTA N

A&MS Layout Design Engineer II

at Synopsys Inc

Mysore, India6 yrs 10 mos exp
Layout DesignMemory DesignHigh Speed SRAM Design
VS

Vanapalli Shanmukha sai

Trainee

at Maven Silicon

Tanuku, India0 mo exp
Brunda M N

Brunda M N

Research And Development Engineer

at Synopsys Inc

Bengaluru, India6 yrs 9 mos exp
CharacterizationVery-Large-Scale Integration (VLSI)