M

Manish Singh Rathore

Product Engineer

Alwar, Rajasthan, India3 yrs 9 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in SystemVerilog and UVM methodologies.
  • Strong foundation in Digital Electronics and VLSI training.
  • Proven leadership and teamwork skills in engineering projects.
Stackforce AI infers this person is a VLSI and Digital Electronics specialist with strong verification skills.

Contact

LinkedIn

Skills

Core Skills

SystemverilogUniversal Verification Methodology (uvm)

Other Skills

Digital ElectronicsVerilogVolunteeringC (Programming Language)LeadershipProblem SolvingCommunicationTeamworkTeam CoordinationVLSI Training (Futerwiz truechip solution)Financial Modeling and valuation

About

I am working in Synopsys.Learn industry skills.

Experience

3 yrs 9 mos
Total Experience
1 yr 10 mos
Average Tenure
3 yrs 1 mo
Current Experience

Synopsys inc

3 roles

Senior Research And Development Engineer

Promoted

May 2026 – Present · 1 mo

SystemVerilogUniversal Verification Methodology (UVM)

R&D Engineer l

May 2023 – May 2026 · 3 yrs

Intern

May 2022 – May 2023 · 1 yr

Truechip solutions

Internship Trainee

Jun 2021 – Feb 2022 · 8 mos · Pilani, Rajasthan, India

Iferp

Branch Associate

Sep 2019 – May 2020 · 8 mos

Education

B K Birla Institute of Engineering & Technology, Pilani

BTech - Bachelor of Technology — Electronics & communication

Jan 2018 – Jan 2022

B L Public Sr Sec School ,Alwar

Stackforce found 100+ more professionals with Systemverilog & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp
Synopsys tools
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Shripad Deshpande

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp
EDASoCVirtual PrototypingASIPRTL design
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
DG

Dinesh Kumar G V N

Senior Verification Engineer

at Qualcomm

Bengaluru, India6 yrs 11 mos exp
Unified Power Format (UPF)Universal Verification Methodology (UVM)
Shivaprasad Boddupally

Shivaprasad Boddupally

Analog Design Engineer

at Sophrosyne Semiconductor

Nalgonda, India4 yrs 4 mos exp
Analog Integrated Circuit DesignElectronic Circuit DesignSilicon Validation