Sumanth Reddy Banswada

Software Engineer

Hyderabad, Telangana, India3 yrs 11 mos experience

Key Highlights

Experienced in ASIC digital design and verification.
Proficient in multiple programming languages including Verilog and Python.
Strong background in functional verification methodologies.

Stackforce AI infers this person is a Digital Design Engineer with expertise in ASIC and verification methodologies.

Contact

Skills

Other Skills

VerilogSystemVerilogUniversal Verification Methodology (UVM)SystemVerilog AssertionsFunctional VerificationQuestaSimRTL DesignPerlAssembly LanguagePython (Programming Language)C (Programming Language)

About

Into Electronics

Experience

3 yrs 11 mos

Total Experience

Average Tenure

Current Experience

Synopsys inc

3 roles

ASIC Digital Design Sr Engineer

Promoted

Dec 2024 – Present · 1 yr 6 mos · Hyderabad, Telangana, India · On-site

ASIC Digital Design Engineer

Jul 2023 – Dec 2024 · 1 yr 5 mos · Hyderabad, Telangana, India · On-site

IP Verification Intern

Nov 2022 – Jul 2023 · 8 mos · Hyderabad, Telangana, India · On-site

Saankhya labs pvt. ltd.

Member Technical Staff - IC

Nov 2021 – Nov 2022 · 1 yr · Bengaluru, Karnataka, India

Cognizant

2 roles

Programmer Analyst Trainee

Sep 2021 – Nov 2021 · 2 mos · India

Programming Analyst

Apr 2021 – Sep 2021 · 5 mos · India

Bharat heavy electricals limited

Intern

May 2019 – Jun 2019 · 1 mo · Hyderabad, Telangana, India

Education

Chaitanya Bharathi Institute Of Technology

Bachelor of Engineering - BE — electronics and communication engineering

Jun 2021 – Present

Stackforce found 100+ more professionals with Verilog & SystemVerilog

Explore similar profiles based on matching skills and experience

Ayush Pathak

Lead Engineer

at HCLTech

Bengaluru, India4 yrs 8 mos exp

System on a Chip (SoC)VerificationDDR4Power ManagementAI Workloads

Ruhani Goyal

Lead Product Validation Engineer

at Cadence

Patiala, India3 yrs 7 mos exp

VLSI DesignEDA

Sarmistha Sahoo

R&D Engineering, Staff Engineer

at Synopsys Inc

Odisha, India5 yrs 5 mos exp

Jucemar Monteiro

R&D Software Engineer, Senior Staff

at Synopsys Inc

Sunnyvale, United States17 yrs 8 mos exp

Physical OptimizationHigh-Performance ComputingEDA Research

SHUBHAM KUMAR SUMAN

Assistant Professor

at Lloyd Institute of Engineering and Technology

Noida, India2 yrs 8 mos exp

C++

Aswini K P

Hw-assisted Verification | Staff Engineer

at Synopsys Inc

Bengaluru, India7 yrs 6 mos exp

Static Timing AnalysisRTL DesignPhysical DesignPower Optimization

Tigran Alaverdyan

Senior Analog Design Engineer

at Synopsys Inc

Yerevan, Armenia4 yrs 9 mos exp

Analog Circuit DesignDigital Circuit Design

Vikky Kumar

Sr.Design verification Engineer

at Synopsys Inc

Bengaluru, India4 yrs exp

Digital ElectronicsUniversal Verification Methodology (UVM)