A

Abhishek Gaurav

Software Engineer

Bengaluru, Karnataka, India3 yrs 10 mos experience
Highly Stable

Key Highlights

  • Expert in Design for Testing and MBIST.
  • Proven track record in optimizing VLSI test processes.
  • Strong foundation in memory repair and verification.
Stackforce AI infers this person is a Semiconductor Testing Specialist with expertise in VLSI design.

Contact

LinkedIn

Skills

Core Skills

Design For Testing (dft)Mbist

Other Skills

Pattern generationVerification

Experience

3 yrs 10 mos
Total Experience
3 yrs 10 mos
Average Tenure
3 yrs 10 mos
Current Experience

Mediatek

Senior DFT Engineer

Jul 2022 – Present · 3 yrs 10 mos · Bengaluru, Karnataka, India · Hybrid

  • VLSI DFT Engineer with hands-on experience in Design for Testability (DFT), specializing in Tessent Memory BIST (MBIST) at MediaTek Bangalore Pvt. Ltd. (MTB). Skilled in MBIST insertion, pattern generation, and verification using Tessent Memory BIST. Strong foundation in optimizing MBIST test-logic area/power/time, debugging verification bugs, and improving yield through Memory Repair.
Design for Testing (DFT)MBIST

Education

Birla Institute of Technology and Science, Pilani

Master of Technology - MTech — Embedded Systems

Aug 2020 – Jun 2022

Silicon Institute of Technology (SIT), Bhubaneswar

Batchelor of Technology — Electrical and Electronics Engineering

Aug 2012 – May 2016

Stackforce found 89 more professionals with Design For Testing (dft) & Mbist

Explore similar profiles based on matching skills and experience

K. A.

K. A.

DFT Engineer

at Intel Corporation

Delhi, India2 yrs 10 mos exp
DFTVerilog
Vijay Kumar

Vijay Kumar

DFT Engineer

at MediaTek

Bengaluru, India0 mo exp
DFTJTAG
Karthik Durga

Karthik Durga

ASIC Engineer DFT

at Meta

India14 yrs 10 mos exp
DFTIntegrated Circuit Design
PM

PAVITHRA MUTHUKUMAR

Design Engineer II

at Tessolve

Tamil Nadu, India4 yrs 1 mo exp
Semiconductor EngineeringDFT
Amisha P

Amisha P

Silicon Design Engineer 2 at AMD

at AMD

Kozhikode, India3 yrs 8 mos exp
DFTRTL implementationRTL Verification
SN

Srujana Nandoju

Digital Design Engineer

at Intel Corporation

Hyderabad, India6 yrs 7 mos exp
Physical DesignTiming Closure
Veerraju Masimukkula

Veerraju Masimukkula

Senior Manager - ASIC Design

at Alphawave Semi

Hyderabad, India15 yrs 6 mos exp
Mehul Patel

Mehul Patel

DFT Principal Engineer

at NXP Semiconductors

Bengaluru, India13 yrs 6 mos exp
ATPGDFTJTAGMBIST