E

ETI CHOUHAN

Software Engineer

Bengaluru, Karnataka, India8 yrs 8 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Senior Silicon Design Engineer with extensive SoC experience.
  • Proficient in debugging complex systems.
  • Strong leadership and communication skills.
Stackforce AI infers this person is a Silicon Design Engineer specializing in System on a Chip (SoC) technologies.

Contact

LinkedIn

Skills

Core Skills

System On A Chip (soc)

Other Skills

DebuggingSpecificationsTest PlanningCommunicationMicrosoft OfficeLeadershipCC++ManagementMicrosoft WordResearchPowerPointSketchingPaintingVHDL

Experience

8 yrs 8 mos
Total Experience
2 yrs 10 mos
Average Tenure
4 yrs 7 mos
Current Experience

Amd

Senior Silicon design engineer

Oct 2021 – Present · 4 yrs 7 mos · Bangalore Urban, Karnataka, India

System on a Chip (SoC)Debugging

Sevitech systems pvt. ltd.

verification engineer

Sep 2020 – Oct 2021 · 1 yr 1 mo · Bengaluru, Karnataka, India

Debugging

Larsen & toubro

Validation Engineer

Aug 2017 – Aug 2020 · 3 yrs · Bengaluru, Karnataka, India

Education

Centre for Development of Advanced Computing (C-DAC)

pg diploma course — vlsi

Jan 2017 – Jan 2017

jiet school of engineering and technology for girls

bachelor's in technology

Jan 2013 – Jan 2016

Stackforce found 100+ more professionals with System On A Chip (soc)

Explore similar profiles based on matching skills and experience

Bala Shiva Vishwanatham

Bala Shiva Vishwanatham

ASIC Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs exp
Physical DesignVery-Large-Scale Integration (VLSI)
Aditya Verma

Aditya Verma

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 8 mos exp
Krishnendhu u.n

Krishnendhu u.n

Senior Design Engineer

at Cerium Systems

Bengaluru, India10 yrs 4 mos exp
FPGARTL Design
MS

Manikandan Subramanian

Principal Engineer

at NVIDIA

Bengaluru, India19 yrs 4 mos exp
Shikha Shrivastava

Shikha Shrivastava

SoC Design Engineer

at Intel Corporation

Hyderabad, India6 yrs 10 mos exp
Automatic Test Pattern Generation (ATPG)Scan Insertion
Amandeep Singh

Amandeep Singh

Accumulated Expertise

at Career-Wide Experience

Roorkee, India0 mo exp
Shubhankar Das

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 2 mos exp
Devank Aeron

Devank Aeron

Design Verification Trainee

at Silicon Patterns

West Delhi, India3 yrs 11 mos exp
Functional VerificationVerification and Validation (V&V)