Skills

• Verilog
• Universal Verification Methodology (uvm)

Career Highlights

• Experienced in Verilog and UVM methodologies.
• Proven track record in silicon design engineering.
• Strong background in design verification and validation.

Work Experience

Education

at National Institute of Technology Jamshedpur