M

Meghana Devaraj

Software Engineer

Bengaluru, Karnataka, India7 yrs 11 mos experience
Highly Stable

Key Highlights

  • 7+ years in AMS layout design.
  • Expertise in ESD and PERC.
  • Staff Engineer at Synopsys Inc.
Stackforce AI infers this person is a skilled engineer in the semiconductor industry with a focus on analog and mixed-signal design.

Contact

LinkedIn

Skills

Core Skills

Esd And PercAntenna Fixes

Other Skills

Latch upLeakage fixesStandard cell layoutDesign Rule Checking (DRC)Layout Versus Schematic (LVS)Analog Layoutstd cell layout

About

Have 7+ years of experience in AMS layout design. Working as Staff engineer at Synopsys India Pvt Ltd.

Experience

7 yrs 11 mos
Total Experience
7 yrs 11 mos
Average Tenure
7 yrs 11 mos
Current Experience

Synopsys inc

4 roles

Staff Engineer AMS Layout design

Feb 2024 – Present · 2 yrs 4 mos

Senior AMS Layout Design Engineer

Promoted

Dec 2023 – Present · 2 yrs 6 mos

ESD and PERCAntenna fixesLatch upLeakage fixes

Analog & Mixed Signal Layout Design Engr II

Dec 2020 – Dec 2023 · 3 yrs

Analog & Mixed Signal Layout Design Engr I

Jul 2018 – Dec 2020 · 2 yrs 5 mos

Education

Visvesvaraya Technological University (VTU)

Bachelor of Engineering - BE

Jul 2014 – Jul 2018

Stackforce found 7 more professionals with Esd And Perc & Antenna Fixes

Explore similar profiles based on matching skills and experience

GS

Gundapaneni Sai Kumar

Lead Application Engineer

at Cadence

Hyderabad, India6 yrs 6 mos exp
Application EngineeringPhysical DesignManagement
Karthik Balakrishnan

Karthik Balakrishnan

Senior Manager

at Eximius Design

Bangalore Urban, India17 yrs 9 mos exp
Physical VerificationPDK
Pratap Reddy

Pratap Reddy

Principal Engineer

at Micron Technology

Bengaluru, India20 yrs 4 mos exp
ASICPhysical DesignCadence VirtuosoIC Layout
PP

Pavan Paladi

CAD Engineer

at Synopsys Inc

Bengaluru, India8 yrs 9 mos exp
Physical VerificationASIC Design
MV

Mounica Vaddepally

Senior Engineer

at Micron Technology

Hyderabad, India6 yrs 7 mos exp
PDK Development (L0)Physical DesignSynopsys ICV PERCPower Integrity
DN

Debprasad Nandi

Staff Engineer

at Qualcomm

Karnataka, India17 yrs 10 mos exp
CAD toolsEM/ESD flow developmentESD checkingPDK developmentFeature testing
GOKUL MOHAN

GOKUL MOHAN

Senior Lead Engineer

at Qualcomm

Bengaluru, India12 yrs 1 mo exp
Static Timing AnalysisMemory DesignTiming ClosurePower AnalysisCharacterization