Mohd Kashif Zia Ansari

CTO

Bengaluru, Karnataka, India9 yrs 7 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in digital design and circuit characterization.
  • Proven track record in timing convergence and QA.
  • Strong foundation in VLSI and embedded systems.
Stackforce AI infers this person is a VLSI and Digital Design specialist with a focus on semiconductor engineering.

Contact

LinkedIn

Skills

Core Skills

Digital DesignTiming ConvergenceCircuit DesignLibrary Characterization

Other Skills

SemiconductorsNetworkingWireless NetworkingCEmbedded SystemsElectronicsData StructuresProgrammingPythonPerlVerilogC++Microsoft OfficeLinuxDRC

About

Circuit Design, Standard Cell Characterization, Digital Design, Component Design.

Experience

9 yrs 7 mos
Total Experience
4 yrs 9 mos
Average Tenure
8 yrs 11 mos
Current Experience

Intel

3 roles

Technical Lead

Promoted

Apr 2026 – Present · 2 mos

Digital Design Engineer

Oct 2020 – Present · 5 yrs 8 mos

  • Responsible for timing convergence, logic equivalence and QA
Digital DesignTiming Convergence

Component Design Engineer

Jul 2017 – Oct 2020 · 3 yrs 3 mos

  • Responsible for standard cell circuit design, extraction, library characterization, library QA and validation
Circuit DesignLibrary Characterization

Dexcel electronics designs pvt. ltd

Trainee Hardware Engineer

Nov 2016 – Jul 2017 · 8 mos · Bengaluru Area, India

Education

National Institute of Technology, Goa

M.Tech (Master of Technology) — VLSI

Jan 2014 – Jan 2016

Faculty of Engineering and Technology, Jamia Millia Islamia, Central University, New Delhi, India

B.Tech (Bachelor of Technology) — Electronics & Communication Engineering

Jan 2008 – Jan 2012

Kendriya Vidyalaya

Senior Secondary Examination

Jan 2005 – Jan 2007

Central Academy Schools

Higher Secondary Examination

Jan 1998 – Jan 2005

Stackforce found 100+ more professionals with Digital Design & Timing Convergence

Explore similar profiles based on matching skills and experience

Aditya Sathe

Aditya Sathe

Director of Engineering

at Qualcomm

Bengaluru, India24 yrs 2 mos exp
SOC Power Management DesignPeople ManagementRTL DesignPower ManagementPhysical Design
MS

Meet Shah

Physical Design Engineer

at Google

Bengaluru, India10 yrs 2 mos exp
Physical DesignVery-Large-Scale Integration (VLSI)
Himanshu Khatri

Himanshu Khatri

VP of Engineering

at Axiro Semiconductor

Bengaluru, India18 yrs exp
Radio Frequency Integrated Circuit (RFIC)5G New Radio (NR)
Tanay M.

Tanay M.

Physical Design Engineering Manager

at Intel Corporation

Bengaluru, India11 yrs 2 mos exp
Physical DesignSoC Design
Hamama Oren

Hamama Oren

BE Manager

at NVIDIA

Nofit, Israel26 yrs 8 mos exp
ASIC designHW designVLSI designteam leadership
Ankesh Jain

Ankesh Jain

Associate Editor

at IEEE Transactions on Circuits and Systems Part II: Express Briefs

Agra, India22 yrs 10 mos exp
Energy HarvestingPower management IC
Mrinmay Dutta

Mrinmay Dutta

Principal Engineer

at Intel Corporation

Bengaluru, India16 yrs exp
Computer ArchitectureASIC Design
Prashanth Vallur

Prashanth Vallur

Senior Director, Design Engineering

at AMD

Bengaluru, India25 yrs 6 mos exp
IP Design LeadershipTeam ManagementHigh-speed IP DesignMixed-signal Circuit DesignDigital Design