Pramod Bharsakle

Software Engineer

Hyderabad, Telangana, India6 yrs 7 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Universal Verification Methodology (UVM) for semiconductor design.
  • Proficient in Verilog and SystemVerilog for digital design.
  • Hands-on experience in developing UVCs for advanced interfaces.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in UVM and digital design methodologies.

Contact

Skills

Core Skills

Universal Verification Methodology (uvm)Verilog

Other Skills

SystemVerilogField-Programmable Gate Arrays (FPGA)Very-Large-Scale Integration (VLSI)CEmbedded CLinuxWindowsEmbedded SystemsC++Questa simCadence VirtuosoDigital IC Design8051 Microcontroller

About

Developed System Power Management Interface(SPMI) UVC using Universal Verification Methodology Developed AMBA-AXI UVC using Universal Verification Methodology [ UVM Environment ] Design and Verification of Synchronous and Asynchronous FIFO.

Experience

6 yrs 7 mos
Total Experience
2 yrs 2 mos
Average Tenure
3 yrs 6 mos
Current Experience

Amd

2 roles

Sr. Silicon Design Engineer

Promoted

Jan 2025Present · 1 yr 4 mos

VerilogSystemVerilogUniversal Verification Methodology (UVM)

Silicon Design Engineer 2

Oct 2022Dec 2024 · 2 yrs 2 mos

Wipro

Verification Engineer

May 2021Oct 2022 · 1 yr 5 mos · India · On-site

Chiplogic semiconductor technologies

Verification Engineer

Aug 2019Apr 2021 · 1 yr 8 mos · Bengaluru Area, India

Socdv technologies private limited

Intern (Design & Verification Engineer)

Jun 2018May 2019 · 11 mos · Bengaluru Area, India

Education

Shri Guru Gobind Singhji Institute of Engineering and Technology, Vishnupuri, Nanded

Master of Technology(M.Tech.) — Embedded Systems & VLSI Design

Jan 2017Jan 2019

Shri Sant Gajanan Maharaj Engineering College, Shegaon.

Bachelor of Engineering (B.E.) — Electronics & Telecommunication Engineering

Jan 2011Jan 2015

Maharashtra State Board of Education, Pune

HSC(12th) — PCM

Jan 2010Jan 2011

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm) & Verilog

Explore similar profiles based on matching skills and experience