Raju Prajapati

Software Engineer

Bengaluru, Karnataka, India11 yrs 9 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in Power Integrity Signoff and Chip-top Routing.
Proven track record in semiconductor industry.
Strong leadership skills in engineering teams.

Stackforce AI infers this person is a semiconductor engineering expert with a focus on power integrity and layout design.

Contact

Skills

Core Skills

Power IntegrityChip-top RoutingBump PlanningIntegrated Circuit Design

Other Skills

Power Grid PlanningPI signoffChip Top layoutESD routingCodesignPG grid planningGPIO PLACEMENTSTD Cell Layout DesignShell ScriptingProgrammingElectronicsMicrosoft OfficeMicrosoft ExcelPowerPointMicrosoft Word

About

Experienced Engineer with a demonstrated history of working in the semiconductors industry. Skilled in Power Integrity Signoff and Chip-top Routing.

Experience

11 yrs 9 mos

Total Experience

3 yrs 11 mos

Average Tenure

11 yrs

Current Experience

Mediatek

4 roles

Senior Staff Engineer

Promoted

Jun 2025 – Present · 11 mos

Power Grid Planning, Bump Planning, PI signoff, Chip Top layout

Power Grid PlanningBump PlanningPI signoffChip Top layoutPower IntegrityChip-top Routing

Staff Engineer

Jun 2021 – Jul 2025 · 4 yrs 1 mo

Bump planningPower IntegrityESD routingCodesignPG grid planningBump Planning

Senior Enginner

Promoted

Jun 2017 – Jul 2021 · 4 yrs 1 mo

GPIO PLACEMENTBump planningPower IntegrityESD routingCodesignBump Planning

Engineer

Apr 2015 – May 2017 · 2 yrs 1 mo

Immensa semiconductors

Digital Design Engineer

Nov 2014 – Apr 2015 · 5 mos · Bengaluru Area, India

STD Cell Layout DesignIntegrated Circuit Design

Kyoritsu electric india pvt ltd

Engineer Trainee

Mar 2013 – Jul 2013 · 4 mos · Mumbai Area, India

Education

RV-VLSI Design Center, Bengalore

Advance Diploma — Custom Layout Design

Jan 2014 – Jan 2014

North Maharashtra University

Engineer's Degree — Electronics and Telecommunications Engineering

Jan 2008 – Jan 2012

Stackforce found 44 more professionals with Power Integrity & Chip-top Routing

Explore similar profiles based on matching skills and experience

Sanjay U

Silicon Engineer

at Meta

Bengaluru, India5 yrs 6 mos exp

Physical VerificationSoC Design

Bhagyashree Kinagi

Sr. Silicon Design Engineer

at AMD

Bangalore, India7 yrs 9 mos exp

Full Chip LayoutPhysical VerificationRDLEM

Prakash Thatigiri

Engineering Manager

at Intel Corporation

Bengaluru, India21 yrs 3 mos exp

Physical DesignIntegrated Circuit Design

Srinu Korada

Sr Silicon Design Engineer

at AMD

Hyderabad, India8 yrs exp

Silicon DesignFull Chip PVRDL ImplementationIO PlanningElectrical Rule Checking

Sunaina Rani

Full-time parenting

at Career Break

Bengaluru, India8 yrs 9 mos exp

Very-Large-Scale Integration (VLSI)

sambit datta

SOC Full Chip Floorplanning and Physical Integration lead

at Intel Corporation

Bengaluru, India14 yrs 11 mos exp

Physical DesignSystem on a Chip (SoC)

Rajesh S

SoC Physical Design Technical Lead & Engineering Manager

at Intel Corporation

Bengaluru, India17 yrs 3 mos exp

Physical DesignVLSIASIC

Akhil Santhosh

Senior Physical Design Engineer

at Mirafra Technologies

Hyderabad, India3 yrs 6 mos exp

Physical VerificationStatic Timing Analysis