Sanjeet Kumar Tantee

Software Engineer

Bengaluru, Karnataka, India4 yrs 3 mos experience

Highly Stable

Key Highlights

Expert in Automatic Test Pattern Generation.
Strong background in DFT methodologies.
Proficient in Scan Insertion techniques.

Stackforce AI infers this person is a DFT specialist in the semiconductor industry.

Contact

Skills

Core Skills

Automatic Test Pattern Generation (atpg)Scan Insertion

Other Skills

Pattern SimulationLinuxgvimShell ScriptingSpyglassDesign

Experience

4 yrs 3 mos

Total Experience

3 yrs 8 mos

Average Tenure

9 mos

Current Experience

Smartsoc solutions pvt ltd

DFT Senior Engineer

Sep 2025 – Present · 8 mos · Bengaluru, Karnataka, India · On-site

Automatic Test Pattern Generation (ATPG)Pattern Simulation

Amd

Engineer

Apr 2022 – Feb 2026 · 3 yrs 10 mos · Bengaluru, Karnataka, India · On-site

Automatic Test Pattern Generation (ATPG)Pattern Simulation

Synapse design inc.

DFT Senior Engineer

Feb 2022 – Aug 2025 · 3 yrs 6 mos · Bengaluru, Karnataka, India

Scan InsertionAutomatic Test Pattern Generation (ATPG)

Chipedge technologies pvt ltd

DFT Trainee

Feb 2022 – Jun 2022 · 4 mos

Scan InsertionAutomatic Test Pattern Generation (ATPG)

Education

Indian Institute of Information Technology Bhopal

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2017 – Jan 2021

Stackforce found 100+ more professionals with Automatic Test Pattern Generation (atpg) & Scan Insertion

Explore similar profiles based on matching skills and experience

Kanchan Konnur

DFT Engineer

at Intel Corporation

Bengaluru, India7 yrs 5 mos exp

Khushali Dudhagara

Staff DFT engineer

at MediaTek

Bengaluru, India10 yrs 6 mos exp

Saurabh Pratap Gautam

DFT Engineer - I

at Cientra

Bengaluru, India4 yrs 6 mos exp

DFTSimulation

Jhansi Nallapati

SMTS -- Silicon design engineer

at AMD

Hyderabad, India13 yrs 9 mos exp

DFT architecture planningSilicon Validation

Nithin Raphal

Staff Engineer

at MediaTek

Bengaluru, India8 yrs exp

Application-Specific Integrated Circuits (ASIC)System on a Chip (SoC)

Preethi Vyshnavi

DFT Engineer (Direct Contractor)

at MediaTek

Bengaluru, India9 mos exp

DFT

Sampat Balawat

Staff DFT Engineer

at MediaTek

Bengaluru, India9 yrs 6 mos exp

DFTStatic Timing Analysis

Revanth kumar Mareedu

DFT Junior Engineer

at MediaTek

Bengaluru, India0 mo exp

DFTDigital DesignTestability Analysis