Shivaprasad S

Software Engineer

Bengaluru, Karnataka, India9 yrs 3 mos experience
Highly Stable

Key Highlights

  • 5+ years in VLSI Physical Design.
  • Expertise in timing closure and EDA tools.
  • Currently a Physical Design Engineer at Intel.
Stackforce AI infers this person is a VLSI Physical Design Engineer with expertise in ASIC and EDA tools.

Contact

LinkedIn

Skills

Core Skills

Physical DesignTiming Closure

Other Skills

physical design RTL to GDSIItcl scriptingVery-Large-Scale Integration (VLSI)ASICicc2InnovusEDAPNRFloor PlansAnalytical Skills

About

5+ years of experience in VLSI domain related to Physical Design.

Experience

9 yrs 3 mos
Total Experience
3 yrs 6 mos
Average Tenure
2 yrs 1 mo
Current Experience

Intel corporation

Physical Design Engineer

Apr 2024 – Present · 2 yrs 1 mo · Karnataka, India · Hybrid

physical design RTL to GDSIIPhysical Designtiming closuretcl scriptingVery-Large-Scale Integration (VLSI)ASIC+6

Acl digital

Senior Physical Design Engineer

Aug 2019 – Apr 2024 · 4 yrs 8 mos · Bangalore

Infosys

Senior System Engineer

Feb 2017 – Aug 2019 · 2 yrs 6 mos · Bengaluru, Karnataka, India

Education

RV College Of Engineering

Bachelor of Engineering - BE — Electronics and Communication Engineering

Aug 2013 – Jul 2016

Stackforce found 100+ more professionals with Physical Design & Timing Closure

Explore similar profiles based on matching skills and experience

Pratik Dave

Pratik Dave

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 3 mos exp
Static Timing AnalysisLogic Synthesis
MD

Mario Da Costa

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 10 mos exp
Avilash Mohanty

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 10 mos exp
Arun Koithyar

Arun Koithyar

Digital Design Manager

at Texas Instruments

Bengaluru, India25 yrs 3 mos exp
Varun Aggarwal

Varun Aggarwal

Senior Engineering Manager

at NVIDIA

Bengaluru, India16 yrs 2 mos exp
SoCVLSI
Aswin Aravind

Aswin Aravind

Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs exp
Saurabh Gupta

Saurabh Gupta

Sta engineer

at Qualcomm

India17 yrs 5 mos exp
Manuj Verma

Manuj Verma

Senior Software Engineering Manager

at Cadence Design Systems

India24 yrs 10 mos exp