Sreyas N Nampoothiri

Software Engineer

Bengaluru, Karnataka, India11 yrs 9 mos experience
Most Likely To SwitchAI Enabled

Key Highlights

  • Expert in VLSI design and ASIC development.
  • Proven track record in functional IP design execution.
  • Strong background in SoC design and evaluation.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in VLSI and ASIC development.

Contact

LinkedIn

Skills

Other Skills

VerilogCadenceCore JavaLinuxC++CSQLPythonLabviewLaTeXPL/SQLMatlabProgrammingApplication-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)

About

A self motivated person who likes working in innovation driven ecosystem.

Experience

11 yrs 9 mos
Total Experience
2 yrs 4 mos
Average Tenure
3 yrs 11 mos
Current Experience

Amd

2 roles

Member of Technical Staff, Silicon Design Engineering

Jul 2024 – Present · 1 yr 10 mos

Sr. Silicon Design Engineer

May 2022 – Jun 2024 · 2 yrs 1 mo

Qualcomm

Senior Engineer

May 2020 – May 2022 · 2 yrs · Bangalore Urban district, Karnataka, India

Intel corporation

3 roles

IP Logic Design Engineer

Promoted

May 2018 – May 2020 · 2 yrs

  • Own end to end design execution of functional IP which includes planning of new features to micro-architecture, RTL design/implementation and front end sign-off

SoC Design Engineer (RTL)

Jul 2017 – May 2018 · 10 mos

  • Working on Soc level clock domain crossings and evaluating meta-stability of the SoC.

Graduate Technical Intern

Aug 2016 – Jun 2017 · 10 mos

Vellore institute of technology

Graduate Student

Jul 2015 – May 2017 · 1 yr 10 mos · Vellore Area, India

  • Pursuing Masters in VLSI Design under VLSI Division. Along with the course work doing research in Device Technology and Digital I.C. design.

Sameer (r&d of dit, govt of india)

Research Scientist

Mar 2014 – May 2014 · 2 mos · Chennai

  • Conducting EMI/EMC validation for civilian standards.

Speridian technologies

Business Intelligence Developer

Aug 2012 – Oct 2013 · 1 yr 2 mos · Trivandrum

  • Business Intelligence Developer

Tenderwoods

Architect

Jun 2012 – Aug 2012 · 2 mos

  • Developing cutting edge embedded devices.

Education

Vellore Institute of Technology

Master of Technology (M.Tech.) — VLSI Design

Jan 2015 – Jan 2017

Cochin University of Science and Technology

Bachelor of Technology (BTech)

Jan 2008 – Feb 2013

Stackforce found 100+ more professionals with Verilog & Cadence

Explore similar profiles based on matching skills and experience

VK

Venkatadatta K

SoC Design Engineer

at Intel Corporation

Bengaluru, India9 yrs 9 mos exp
Embedded SystemsApplication-Specific Integrated Circuits (ASIC)
Sulagna Podder

Sulagna Podder

Senior Physical Design Engineer

at Qualcomm

Bengaluru, India3 yrs 9 mos exp
VLSI DesignPhysical Design
Dharmendra Sharma

Dharmendra Sharma

MTS Silicon Design Engineer

at AMD

Shikarpur, India8 yrs 4 mos exp
Ameer Shaik

Ameer Shaik

Senior-II

at Synopsys Inc

Bengaluru, India9 yrs 5 mos exp
Physical DesignCMOSStatic Timing Analysis
Raveendra Reddy

Raveendra Reddy

Senior Silicon Design Engineer

at AMD

Andhra Pradesh, India10 yrs 2 mos exp
Application-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)
YOGESH MANJUNATH

YOGESH MANJUNATH

Senior Staff Engineer

at MediaTek

Bengaluru, India9 yrs 7 mos exp
Static Timing AnalysisPhysical Verification
Rituraj Kawale

Rituraj Kawale

Sr. Silicon Design Engineer

at AMD

Bengaluru, India3 yrs 10 mos exp
CMOS CircuitsASIC flow
Jonathan Prodduku

Jonathan Prodduku

Member of Technical Staff

at AMD

Hyderabad, India10 yrs 8 mos exp