S

Srujana Nandoju

Software Engineer

Hyderabad, Telangana, India6 yrs 8 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in CPU physical design and timing closure.
  • Strong foundation in VLSI system design.
  • Proficient in multiple design tools and scripting languages.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in physical design and timing analysis.

Contact

LinkedIn

Skills

Core Skills

Physical DesignTiming Closure

Other Skills

MbistSynopsys PrimetimePerlMemory DesignShell ScriptingStatic Timing AnalysisC (Programming Language)Cadence Virtuoso

Experience

6 yrs 8 mos
Total Experience
3 yrs 3 mos
Average Tenure
5 yrs 9 mos
Current Experience

Intel corporation

2 roles

Digital Design Engineer

Jul 2021 – Present · 4 yrs 10 mos

MbistTiming ClosurePhysical DesignSynopsys PrimetimePerlMemory Design+4

Graduate Technical Intern

Aug 2020 – Jun 2021 · 10 mos

Accenture in india

Application Development Associate

Jul 2018 – Jun 2019 · 11 mos · Hyderabad, Telangana

Education

National Institute of Technology Warangal

Master of Technology - MTech — VLSI SYSTEM DESIGN

Jan 2019 – Jan 2021

Chaitanya Bharathi Institute Of Technology

Bachelor of Engineering - BE — Electronics and Communication Engineering

Jan 2014 – Jan 2018

Narayana Junior College - India

Intermediate

Jan 2012 – Jan 2014

Stackforce found 100+ more professionals with Physical Design & Timing Closure

Explore similar profiles based on matching skills and experience

Pratik Dave

Pratik Dave

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 3 mos exp
Static Timing AnalysisLogic Synthesis
MD

Mario Da Costa

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 11 mos exp
Avilash Mohanty

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 11 mos exp
Arun Koithyar

Arun Koithyar

Digital Design Manager

at Texas Instruments

Bengaluru, India25 yrs 4 mos exp
Varun Aggarwal

Varun Aggarwal

Senior Engineering Manager

at NVIDIA

Bengaluru, India16 yrs 3 mos exp
SoCVLSI
Saurabh Gupta

Saurabh Gupta

Sta engineer

at Qualcomm

India17 yrs 6 mos exp
Aswin Aravind

Aswin Aravind

Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs exp
Manuj Verma

Manuj Verma

Senior Software Engineering Manager

at Cadence Design Systems

India24 yrs 11 mos exp