SUMIT GUPTA

Software Engineer

Delhi, India3 yrs 10 mos experience
Highly Stable

Key Highlights

  • Expert in Universal Verification Methodology (UVM) for design verification.
  • Strong foundation in microelectronics from BITS Pilani.
  • Proficient in multiple hardware verification tools and languages.
Stackforce AI infers this person is a VLSI Design Verification Engineer with expertise in hardware verification methodologies.

Contact

LinkedIn

Skills

Core Skills

Universal Verification Methodology (uvm)

Other Skills

MVMAMBA APBFunctional VerificationLinuxHardware VerificationAMBAPython (Programming Language)AMBA AHBFormal VerificationJasperGoldSystemVerilogC++VerilogDigital Circuit DesignAnalog Circuit Design

Experience

3 yrs 10 mos
Total Experience
3 yrs 10 mos
Average Tenure
3 yrs 10 mos
Current Experience

Mediatek

2 roles

Senior Design Verification Engineer

Promoted

Jul 2022 – Present · 3 yrs 10 mos · Bengaluru, Karnataka, India

Universal Verification Methodology (UVM)MVM

Design verification

Jan 2022 – Jun 2022 · 5 mos · Bengaluru, Karnataka, India

Education

Birla Institute of Technology and Science, Pilani

M.E — MICROELECTRONICS

Jan 2020 – Jan 2022

Guru Tegh Bahadur Institute Of Technology

B.TECH — ELECTRONICS AND COMMUNICATION

Jan 2014 – Jan 2018

K.V sector-03 rohini delhi

12th — Non medical (PCM)

Jan 2012 – Jan 2013

K.V sector -22 rohini delhi

10th

Jan 2010 – Jan 2011

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

Shrdha S.

Shrdha S.

Sr Silicon Design Engineer

at AMD

Bengaluru, India6 yrs 3 mos exp
Low-power Design
MS

Mohit Sharma

Scientist/Engineer - SD

at Space Applications Centre, ISRO

Ahmedabad, India7 yrs 10 mos exp
Maheswari Durga Akula

Maheswari Durga Akula

Senior Design Verification Engineer

at AMD

Iragavaram, India3 yrs 11 mos exp
Jothish Rajamohan

Jothish Rajamohan

IC Package Design Engineer

at Intel Corporation

Tirunelveli, India6 yrs 9 mos exp
IC PackagingApplication-Specific Integrated Circuits (ASIC)
AS

Ashok Sahoo

Principal Engineer

at Marvell Technology

Bengaluru, India17 yrs 11 mos exp
UVMSoC VerificationDDR4Verification IP Development
Chandan Satapathy

Chandan Satapathy

Senior Silicon Design Engineer

at AMD

Bengaluru, India8 yrs exp
System on a Chip (SoC)Functional Verification
AK

Abhishek Konale

Design Verification Engineer

at Qualcomm

Mumbai, India6 yrs 6 mos exp
Jalpu Modi

Jalpu Modi

IP Verification Engineer

at Intel Corporation

Ahmedabad, India6 yrs 9 mos exp
Validation EngineeringSystemVerilog