Thejasvi N

Software Engineer

India7 yrs experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expertise in SoC physical design and CAD automation.
  • Hands-on experience in PnR flow and STA timing analysis.
  • Strong scripting skills in Perl and TCL.
Stackforce AI infers this person is a Physical Design Engineer with expertise in SoC design and CAD automation.

Contact

LinkedIn

Skills

Core Skills

Physical DesignClockingCad Automation

Other Skills

Clock Tree SynthesisPnR flowSTA timingPV fixesSignalReliabilityJitterCircuitPlace & RouteLogic GatesOptimizationLevel DesignInterpersonal SkillsRoutingPresto

About

SoC physical design + CAD automation + SoC clocking + PDN (top level) routing + bump planning + Scripting

Experience

7 yrs
Total Experience
3 yrs 6 mos
Average Tenure
4 yrs 3 mos
Current Experience

Intel corporation

Graphics hardware engineer

Mar 2022 – Present · 4 yrs 2 mos

Clock Tree SynthesisPhysical DesignClocking

Soctronics

2 roles

Physical Design Engineer

Jun 2020 – Mar 2022 · 1 yr 9 mos · Hyderabad, Telangana, India

  • Have a hands on experience in PnR flow, STA timing, PV fixes
PnR flowSTA timingPV fixesPhysical DesignCAD Automation

Engineer Intern

Jun 2019 – Jun 2020 · 1 yr · Hyderabad, Telangana, India

Education

BV Raju Institute of Technology (BVRIT)

Bachelor of Technology - BTech

JNTUH College of Engineering Hyderabad

Master of Science - MS — VLSI

Stackforce found 100+ more professionals with Physical Design & Clocking

Explore similar profiles based on matching skills and experience

Pushpendra Yadav

Pushpendra Yadav

Associate Technical Director

at Samsung Semiconductor

Bengaluru, India18 yrs 7 mos exp
SoCStatic Timing Analysis
Hariprasad T T

Hariprasad T T

Circuit Design Engineer

at Intel Corporation

Bengaluru, India22 yrs 2 mos exp
Circuit DesignSilicon ValidationMixed-Signal IC DesignSerDesCustomer Engagement
Madhusudan Sarda

Madhusudan Sarda

Director of Hardware Engineering

at NVIDIA

Bengaluru, India19 yrs 1 mo exp
SOC DesignMethodologySOC integrationPerformance MonitoringClocks Design
Prafull Geed

Prafull Geed

PDK Engineer

at Intel Corporation

Bengaluru, India3 yrs exp
PDKCheckoutLayout VerificationAnalog Circuit Design
Chandra Sekhar Ampolu

Chandra Sekhar Ampolu

Senior Engineer - II

at Alphawave Semi

Bengaluru, India11 yrs 11 mos exp
Ankur Tiwari

Ankur Tiwari

Member of Technical Staff

at AMD

Bengaluru, India8 yrs 10 mos exp
Physical DesignVery-Large-Scale Integration (VLSI)
Pranusha K.

Pranusha K.

Senior Physical Design Engineer

at SierraEdge AI

Bengaluru, India5 yrs 6 mos exp
Manikanta Ummadivarapu

Manikanta Ummadivarapu

Physical Design Engineer

at Intel Corporation

Hyderabad, India9 yrs 11 mos exp
System on a Chip (SoC)Physical Design