UTPAL PATEL

Software Engineer

Milpitas, California, United States14 yrs 9 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in Application Specific Integrated Circuit design.
  • Proficient in SystemVerilog and UVM methodologies.
  • Strong educational background with M.Tech in VLSI.
Stackforce AI infers this person is a VLSI Engineer with expertise in ASIC verification and design methodologies.

Contact

Skills

Core Skills

SystemverilogUvm

Other Skills

ProgrammingVerilogXilinx

About

Experienced Application Specific Integrated Circuit Engineer with a demonstrated history of working in the verification. Skilled in SystemVerilog and UVM. Strong engineering professional with a M.Tech focused in VLSI from U.V. Patel College of Enginnering.

Experience

14 yrs 9 mos
Total Experience
7 yrs 4 mos
Average Tenure
13 yrs 8 mos
Current Experience

Einfochips (an arrow company)

4 roles

Senior Engineer

Promoted

Apr 2017Present · 9 yrs 2 mos

SystemVerilogUVM

Engineer

Feb 2014Mar 2017 · 3 yrs 1 mo

Trainee Engineer

Jul 2013Jan 2014 · 6 mos

Project Trainee

Aug 2012Jul 2013 · 11 mos

U.v.patel college of engineering

Lecturer

Jul 2010Aug 2011 · 1 yr 1 mo

Education

U.V. Patel College of Enginnering

M.Tech — VLSI

Jan 2011Jan 2013

U.V.Patel College of Engineering

B.Tech — Electronics and Communications Engineering

Jan 2006Jan 2010

V.R.Karve high school

Jan 2003Jan 2005

Stackforce found 100+ more professionals with Systemverilog & Uvm

Explore similar profiles based on matching skills and experience