Vaibhav Sharma

Software Engineer

Ghaziabad, Uttar Pradesh, India4 yrs 2 mos experience
Most Likely To Switch

Key Highlights

  • Experienced in System on a Chip (SoC) development.
  • Proficient in Digital Electronics and Verification methodologies.
  • Strong background in Simulation and Scenario Testing.
Stackforce AI infers this person is a Digital Design and Verification Engineer with expertise in SoC development.

Contact

LinkedIn

Skills

Core Skills

SimulationScenario TestingAmbaDvDigital Electronics

Other Skills

IP VerificationTest CasesRTL CodingDebuggingXilinx VivadoI2CAssertionsAXILinuxSystemVerilogSVVerilogUniversal Verification Methodology (UVM)C++

Experience

4 yrs 2 mos
Total Experience
2 yrs 1 mo
Average Tenure
2 yrs 8 mos
Current Experience

Amd

Software Development Engineer 2

Sep 2023 – Present · 2 yrs 8 mos · Hyderabad, Telangana, India

Scenario TestingSimulation

Incise infotech private limited

Verification Engineer

Feb 2022 – Aug 2023 · 1 yr 6 mos · Noida, Uttar Pradesh, India

AMBADV

Pine training academy

Digital Design Engineer

Aug 2019 – Jul 2021 · 1 yr 11 mos

AMBADigital Electronics

Education

Motivational Pathway

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Jan 2017 – Jan 2021

Stackforce found 100+ more professionals with Simulation & Scenario Testing

Explore similar profiles based on matching skills and experience

RS

Rakshitha S R

Design Verification Engineer

at Qualcomm

Bengaluru, India4 yrs 4 mos exp
Functional VerificationSystem on a Chip (SoC)
Parijat Guhathakurta

Parijat Guhathakurta

Senior Engineer

at MediaTek

India1 yr 10 mos exp
RTL DesignSpring Boot
SS

Sadhana Sundar

Design Engineer

at AMD

Dripping Springs, United States11 yrs 10 mos exp
System VerilogNetworking
VIVEK SARASWAT

VIVEK SARASWAT

Staff Engineer

at Qualcomm

Mathura, India10 yrs 4 mos exp
System on a Chip (SoC)Low power verificationDebugging
Mohit Sharma

Mohit Sharma

Senior Silicon Design Engineer

at AMD

Bengaluru, India7 yrs 5 mos exp
Test CasesCode CoverageTechnical ReviewsProblem SolvingDebugging
Srishailam K

Srishailam K

Sr. Silicon Design Engineer

at AMD

Hyderabad, India4 yrs 10 mos exp
ATPGSilicon validationDFTDigital IC design
Gaurav Dave

Gaurav Dave

Senior ASIC Verification Engineer - Member Technical Staff

at eInfochips

San Jose, United States22 yrs 11 mos exp
ASICFunctional Verification
Suman Bhat R

Suman Bhat R

Design Verification Engineer

at Intel Corporation

Bengaluru, India13 yrs 4 mos exp
VLSI Design VerificationSystem VerilogSoC VerificationFunctional VerificationSilicon Bringup