Yashaswini V A

Software Engineer

India9 yrs 4 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Senior Lead Engineer with extensive VLSI expertise
  • Proven track record in SOC design and verification
  • Strong background in digital electronics and communication
Stackforce AI infers this person is a VLSI Design and Verification expert in the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Vlsi Design & Verification

Experience

9 yrs 4 mos
Total Experience
9 yrs 4 mos
Average Tenure
9 yrs 4 mos
Current Experience

Qualcomm

2 roles

SOC DV Senior Lead Engineer

Promoted

Dec 2017 – Present · 8 yrs 6 mos · India

VLSI Design & Verification

Senior Engineer

Feb 2017 – Dec 2023 · 6 yrs 10 mos · India

VLSI Design & Verification

Education

RajaRajesheshwari College of Engineering, BANGALORE

M-Tech — Digital electronics and communication

Jan 2014 – Jan 2016

Stackforce found 100+ more professionals with Vlsi Design & Verification

Explore similar profiles based on matching skills and experience

Nagarjuna Goranti

Nagarjuna Goranti

Senior Engineer

at Synopsys Inc

Hyderabad, India8 yrs exp
Functional VerificationFormal VerificationPerformance Analysis
harish narisetty7

harish narisetty7

Engineer 2 -Analog and mixed signal

at Microchip Technology Inc.

Guntur, India1 yr 11 mos exp
Mixed-Signal IC DesignFunctional VerificationAnalog Circuit DesignMixed-Signal Integrated Circuits
Suvendu Saha

Suvendu Saha

Staff Application Engineer

at Synopsys Inc

Faridabad, India15 yrs 8 mos exp
SystemVerilogFunctional Verification
Ayan Kumar Chatterjee

Ayan Kumar Chatterjee

Staff Engineer

at Samsung Semiconductor

Baduria, India8 yrs 9 mos exp
Mixed-Signal Integrated CircuitsSerDesAnalog Circuit DesignTesting AutomationProject Management
Suman S

Suman S

Senior Application Engineer

at Synopsys Inc

Bengaluru, India2 yrs 11 mos exp
Digital ImplementationPhysical Design
Sai Pavan Kumar Jagarlapudi

Sai Pavan Kumar Jagarlapudi

ASIC Physical Design, Sr Engineer

at Synopsys Inc

Hyderabad, India1 yr 11 mos exp
Physical DesignStatic Timing Analysis
Bhargav S

Bhargav S

Senior ASIC Design Engineer

at Qualcomm

Bengaluru, India3 yrs 11 mos exp
5G New Radio (NR)ModemsLow powerVLSILogic Design
Madhuri Kadam

Madhuri Kadam

Staff AMS Engineer

at Synopsys Inc

Mumbai, India18 yrs 4 mos exp
Mixed-Signal IC DesignAnalog Circuit DesignPerformance VerificationResearch and Development