Trisha Ghosh

Product Engineer

College Station, Texas, United States10 yrs experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in Design Verification at Qualcomm.
  • Strong background in Functional Verification methodologies.
  • Proficient in multiple programming languages and tools.
Stackforce AI infers this person is a Semiconductor Design Verification Engineer with expertise in hardware and software integration.

Contact

ghoshtg@gmail.comLinkedIn

Skills

Core Skills

Design VerificationFunctional VerificationUniversal Verification Methodology (uvm)Leadership

Other Skills

Arm KeilCC++Code Composer StudioCommunication ProtocolsCore Networking IPDigital ElectronicsElectrical Winding DiagramEmbedded SystemsHardware AcceleratorsKeilKiCADMatlabMicro-Controller CodingMicrocontrollers

About

I am a Computer Engineering Graduate Student at Texas A and M University where my course of study will focus on VLSI and Computer Architecture. Working at Qualcomm I gained experience in Design Verification of core networking IP and hardware accelerators and am currently the TA for a 600 level course on Hardware Design Verification. I am actively seeking summer internship roles in the areas of Hardware Design, Firmware Development, Hardware Testing, Design Verification and Hardware Acceleration.

Experience

Qualcomm

2 roles

Design Verification Engineer

May 2024 – Present · 1 yr 10 mos · Austin, Texas, United States · Hybrid

  • QDSP6 Core Design
Design VerificationCore Networking IPHardware Accelerators

Summer Intern

May 2023 – Aug 2023 · 3 mos · Austin, Texas, United States · Hybrid

  • Design Verification on Hexagon QDSP6 Control Unit Team
  • Evaluated Synopsys Machine Learning tool, Intelligent Coverage Optimization - ICO, targeted for Stimulus Space Optimization.
Synopsys toolsFunctional VerificationUniversal Verification Methodology (UVM)

Intel corporation

Graduate Student Intern

Aug 2023 – Dec 2023 · 4 mos · Santa Clara, California, United States · Hybrid

  • Design Verification in the Converged Security and Manageability Engine IP
  • Evaluating Synopsys AI/ML Tools for Coverage Space Optimization
Synopsys toolsFunctional VerificationUniversal Verification Methodology (UVM)

Texas a&m university

2 roles

Graduate Teaching Assistant

Jan 2023 – May 2023 · 4 mos · College Station, Texas, United States · On-site

  • Teaching Assistant for graduate level course CSCE-714 Advanced Hardware Design Verification

Graduate Teaching Assistant

Aug 2022 – Dec 2022 · 4 mos · College Station, Texas, United States · On-site

  • Working as a Teaching Assistant for a CSCE 616 Introduction to Hardware Design Verification

Qualcomm

3 roles

Engineer

Dec 2020 – Aug 2022 · 1 yr 8 mos

Communication ProtocolsC++Universal Verification Methodology (UVM)CSystem VerilogVerilog+2

Associate Engineer

Jul 2019 – Dec 2020 · 1 yr 5 mos

Communication ProtocolsC++Universal Verification Methodology (UVM)CSystem VerilogVerilog+2

Summer Intern

May 2018 – Jul 2018 · 2 mos · Bangalore

  • Working in the MODEM Team (Navigation Sub Systems) as a Summer Intern at Qualcomm.

Career development center nitk

Placement Coordinator

Jul 2018 – May 2019 · 10 mos · NITK Surathkal

  • Worked at the Placement Cell of NITK to ensure a smooth placement process for the students at NITK and the recruiting companies.
Leadership

Cirel systems

Summer Intern

May 2017 – Jul 2017 · 2 mos · Bangalore, India

  • Worked as Embedded Engineer in Validation and Applications Lab at Cirel Systems
Communication ProtocolsKiCADEmbedded SystemsKeil

National institute of technology karnataka

Student

Jul 2015 – May 2019 · 3 yrs 10 mos · Mangalore, India

MatlabCode Composer StudioRaspberry Pi

Education

Texas A&M University

Master of Science - MS — Computer Engineering

Aug 2022 – May 2024

National Institute of Technology Karnataka

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Jan 2015 – Jan 2019

National Public School, HSR Layout, Bangalore

PCMC

Jan 2009 – Jan 2015

Stackforce found 100+ more professionals with Design Verification & Functional Verification

Explore similar profiles based on matching skills and experience

DM

Deepali M.

Accumulated Expertise

at Career-Wide Experience

Germany0 mo exp
Harjot Singh Kamboj

Harjot Singh Kamboj

Senior Design Verification Engineer

at Micron Technology

Hyderabad, India8 yrs 6 mos exp
FPGA Development
Sudheer Reddy

Sudheer Reddy

Senior Silicon Design Engineer

at AMD

Bengaluru, India6 yrs 10 mos exp
Dharmesh Gurjar

Dharmesh Gurjar

Senior Design Verification Engineer

at Qualcomm

Surat, India6 yrs exp
Krati Agrawal

Krati Agrawal

Performance Architect

at Meta

Austin, United States8 yrs 7 mos exp
Computer Architecture
Ravinjay Tiwari

Ravinjay Tiwari

Technical Lead

at eInfochips (An Arrow Company)

Ahmedabad, India11 yrs 3 mos exp
DARSHAN MEHTA

DARSHAN MEHTA

Lead Software Engineer

at Cadence Design Systems

Ahmedabad, India8 yrs 6 mos exp
NVM Express (NVMe)Python (Programming Language)
Hemant Chawla

Hemant Chawla

Principal Protocol Solutions Engineer

at Synopsys Inc

New Delhi, India14 yrs 7 mos exp
PCIeTestingVerification