Harjeet Singh

Software Engineer

India8 yrs 1 mo experience

Highly Stable

Key Highlights

Expert in Digital Image Processing and Debugging.
Proficient in FPGA and VLSI design methodologies.
Strong background in CPU Verification and Automation.

Stackforce AI infers this person is a highly skilled engineer in VLSI and FPGA design with a focus on automation and verification.

Contact

harjeetsanga@gmail.com LinkedIn

Skills

Other Skills

AMBA AHBAPBASM TestAmba AXIAssertionsAutomationCC++CPP TestCPU VerificationCoreCoverageDebuggingDigital ElectronicsDigital Image Processing

Experience

8 yrs 1 mo

Total Experience

2 yrs 10 mos

Average Tenure

2 yrs 4 mos

Current Experience

Qualcomm

2 roles

Staff Engineer

Promoted

Dec 2025 – Present · 4 mos · On-site

Senior Lead Engineer

Nov 2023 – Nov 2025 · 2 yrs · On-site

Amd

Silicon Design Engineer

Jan 2022 – Oct 2023 · 1 yr 9 mos · Hyderabad, Telangana, India · On-site

Agnisys, inc.

3 roles

Lead R&D Engineer

Promoted

Oct 2021 – Dec 2021 · 2 mos · Noida · On-site

Senior R&D Engineer

Oct 2020 – Oct 2021 · 1 yr · Noida · On-site

R&D Engineer

Oct 2017 – Oct 2020 · 3 yrs · Noida · On-site

Dkop labs pvt. ltd.

Internship Trainee

Jan 2017 – Sep 2017 · 8 mos · Noida Area, India · On-site

Education

Chandigarh Group Of Colleges

B.tech — Electronics and Communications Engineering

Jul 2013 – Jun 2017

Stackforce found 100+ more professionals with AMBA AHB & APB

Explore similar profiles based on matching skills and experience

Tadakamalla Gourav

RTL DESIGN AND VERIFICATION ENGINEER

at KT Semicon

Hyderabad, India1 yr 4 mos exp

VerilogSystemVerilog

Anuj Pandey

Staff Engineer

at Qualcomm

Bengaluru, India13 yrs 3 mos exp

RTL designASIC

Sayantani Bala

Emulation engineer

at Intel Corporation

Bhubaneswar, India6 yrs 9 mos exp

EmulationUniversal Verification Methodology (UVM)

Karan patadiya

Silicon design engineer 2

at AMD

Ahmedabad, India2 yrs 1 mo exp

Very-Large-Scale Integration (VLSI)SystemVerilogUniversal Verification Methodology (UVM)

Ramesh mynala

Senior Design Verification Engineer

at MediaTek

Bengaluru, India5 yrs 10 mos exp

Universal Verification Methodology (UVM)

Parijat Guhathakurta

Senior Engineer

at MediaTek

India1 yr 9 mos exp

RTL DesignSpring Boot

GOPI REDDY CHAGANTI

VLSI Design Verification Apprentice

at MediaTek

Bengaluru, India0 mo exp

Verilog

Gangadhar N

Senior RTL Design Engineer

at Qualcomm

Tenali, India4 yrs 8 mos exp

RTL DesignFPGA