Nilay Shah

Software Engineer

Bengaluru, Karnataka, India7 yrs 2 mos experience
Highly Stable

Key Highlights

  • Expert in SystemVerilog and UVM methodologies.
  • Strong background in digital electronics and functional verification.
  • Proficient in multiple programming languages including Python and Perl.
Stackforce AI infers this person is a Verification Engineer specializing in digital design and verification methodologies.

Contact

shahnilay1997@gmail.comLinkedIn

Skills

Other Skills

AMBAAMBA AHBAPBCC++COCOTBDebuggingDigital ElectronicsEthernetFunctional VerificationGigabit EthernetI2CInterpersonal CommunicationLeadershipLinux

About

========== Skills ========== LANGUAGE/METHODOLOGY : - UVM - Systemverilog - Systemverilog Assertion - Verilog HDL - Perl - Python - Yaml - C/C++ - shell script PROTOCOL / SPECIFICATIONS : - CDT - ATB - ETHERNET - AXI - I2C - APB VERSION CONTROL SYSTEM - Perforce - SVN

Experience

Amd

Sr. Design Engineer

Nov 2024 – Present · 1 yr 4 mos · Bengaluru, Karnataka, India · Hybrid

Intel corporation

Verification Engineer II

Jul 2022 – Nov 2024 · 2 yrs 4 mos · Bengaluru, Karnataka, India · On-site

Einfochips (an arrow company)

Verification Engineer

Jan 2019 – Jul 2022 · 3 yrs 6 mos · Greater Ahmedabad Area · On-site

Education

CHARUSAT

Bachelor of Technology (BTech) — Electronics and Communications Engineering

Jan 2015 – Jan 2019

shivam secondary and higher secondary school

H.S.C

Jan 2014 – Jan 2015

Convent of Jesus And Mary school

S.S.C

Jan 2012 – Jan 2013

Stackforce found 100+ more professionals with AMBA & AMBA AHB

Explore similar profiles based on matching skills and experience

Tadakamalla Gourav

Tadakamalla Gourav

RTL DESIGN AND VERIFICATION ENGINEER

at KT Semicon

Hyderabad, India1 yr 3 mos exp
VerilogSystemVerilog
Gangadhar N

Gangadhar N

Senior RTL Design Engineer

at Qualcomm

Tenali, India4 yrs 7 mos exp
RTL DesignFPGA
SH

Suman Halder 🇮🇳

Senior Design Verification Engineer

at Qualcomm

Bengaluru, India5 yrs exp
C++Functional VerificationLPDDR4LPDDR5RTL Coding
Murali Krishna

Murali Krishna

Senior ASIC Engineer

at NVIDIA

Bengaluru, India14 yrs 10 mos exp
ASICFunctional VerificationVLSI
SWATHI M

SWATHI M

Senior Project Engineer

at Synapse Design Inc.

Bengaluru, India8 yrs 4 mos exp
Satyam Jain

Satyam Jain

Pre silicon validation Engineer

at Accenture in India

Bengaluru, India5 yrs 3 mos exp
Pre silicon validationVLSI-Emulation
PK

Praveen Kumar K

Senior Manager

at Sandisk

Bengaluru, India20 yrs 6 mos exp
RR

Raghav Rastogi

ASIC Engineer, Design Verification

at Meta

Gurgaon, India0 mo exp
SystemVerilogUniversal Verification Methodology (UVM)