Aneesh Kumar

Software Engineer

Sheffield, England, United Kingdom9 yrs 1 mo experience
Highly Stable

Key Highlights

  • Expert in Physical Design and Timing methodologies.
  • Proven problem solver in complex engineering challenges.
  • Strong foundation in Digital Electronics and Verification.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in Physical Design and Timing Analysis.

Contact

LinkedIn

Skills

Other Skills

C (Programming Language)Clock Tree SynthesisDesign Rule Checking (DRC)Digital ElectronicsFloorplanningFormal VerificationLogic SynthesisP&RPhysical DesignPlace & RouteProblem SolvingRoutingStatic Timing AnalysisTCLTiming

About

To take on opportunities to solve complex problems and give an efficient and effective solutions.

Experience

Arm

Senior Implementation Engineer

May 2023 – Present · 2 yrs 10 mos · United Kingdom · On-site

Qualcomm

3 roles

Senior Lead Engineer

Nov 2022 – May 2023 · 6 mos

Senior Engineer

Promoted

Oct 2020 – Nov 2022 · 2 yrs 1 mo

Engineer

Mar 2019 – Oct 2020 · 1 yr 7 mos

Nxp semiconductors

2 roles

Design Engineer

Jul 2017 – Mar 2019 · 1 yr 8 mos

Intern

Jan 2017 – Jun 2017 · 5 mos

Education

Thapar Institute of Engineering & Technology

Bachelor's degree — Electronics and Communications Engineering

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with C (Programming Language) & Clock Tree Synthesis

Explore similar profiles based on matching skills and experience

Posa Sreedhar

Posa Sreedhar

Staff Physical Design Engineer

at IBM

Bengaluru, India8 yrs 8 mos exp
Physical DesignHigh Performance Computing (HPC)Electronics
Sneha Tutika

Sneha Tutika

SoC Staff Engineer

at Synopsys Inc

Hyderabad, India10 yrs 11 mos exp
Physical DesignVLSI
Rohan Pachange

Rohan Pachange

Senior Engineer

at Micron Technology

Hyderabad, India6 yrs 10 mos exp
Layout VerificationPhysical DesignProgram ManagementSemiconductor EngineeringTechnical Training
Suresh Rai

Suresh Rai

Staff Engineer PPA and FEAS

at Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL)

Austin, United States11 yrs 1 mo exp
ASIC VerificationCustom Physical DesignGPUPower Performance AreaSoC Design
VANAJA G U

VANAJA G U

Staff Engineer

at Infineon Technologies

Bengaluru, India5 yrs 7 mos exp
Layout DesignCadence SKILL
R Pawan Kumar

R Pawan Kumar

ASIC Physical Design Senior Staff Engineer

at Synopsys Inc

Bengaluru, India9 yrs 2 mos exp
ASIC DesignPhysical DesignRadiation-Hardened DesignSoC DesignTiming Closure
Burhanuddin Dhandhukawala

Burhanuddin Dhandhukawala

Hardware Design Engineer

at HIGH FREQUENCY TRADING

Greater Delhi, India5 yrs 7 mos exp
AS

Anwesh Shetty B

Analog Layout Engineer

at Texas Instruments

Bangalore, India0 mo exp
Analog LayoutLayout Design