Karthikeya Kotnana

Software Engineer

Bengaluru, Karnataka, India2 yrs 9 mos experience
Most Likely To Switch

Key Highlights

  • Goal-oriented engineer with strong problem-solving skills.
  • Experienced in RTL design and FPGA development.
  • Proficient in multiple hardware description languages.
Stackforce AI infers this person is a skilled RTL Design Engineer with expertise in FPGA and ASIC development.

Contact

LinkedIn

Skills

Core Skills

Pcie

Other Skills

RetimerCXLHBMVerdiVHDLDebuggingXilinx VivadoStatic Timing AnalysisApplication-Specific Integrated Circuits (ASIC)Field-Programmable Gate Arrays (FPGA)VerilogData StructuresVery-Large-Scale Integration (VLSI)Digital circuitsLeadership

About

Goal-oriented ,with the ability to learn fast and work hard .Good Problem solver .Good with team work and always ready for learning new things .

Experience

Logic fruit technologies

2 roles

R&D engineer - FPGA

Jul 2024 – Present · 1 yr 8 mos · Bengaluru

PCIeRetimer

R&D intern - FPGA

Jan 2024 – Jun 2024 · 5 mos · Bengaluru

CXLHBM

Isro - indian space research organization

Research Intern

Feb 2023 – Nov 2023 · 9 mos · Ahmedabad, Gujarat, India

  • Research area: LDPC(Low density parity check) codes

Team ecoriders

Head Of Innovation

Jun 2022 – Jul 2023 · 1 yr 1 mo · Jamshedpur, Jharkhand, India

Education

National Institute of Technology Jamshedpur

Bachelor of Technology - BTech — Electronics communication engineering

Sri Chaitanya College of Education

Intermediate — Mpc

Stackforce found 100+ more professionals with Pcie

Explore similar profiles based on matching skills and experience

Akash Tomar

Akash Tomar

Senior Silicon Design Engineer

at AMD

Delhi, India9 yrs 6 mos exp
PCIeVerification and Validation
GOVIND MAURYA

GOVIND MAURYA

Module Lead

at Logic Fruit Technologies

Gurugram, India5 yrs 6 mos exp
PCIeFPGA design
SB

Saritha Bellamkonda

Talent Acquisition Lead

at GSVR Talent Solutions Pvt Ltd

Hyderabad, India0 mo exp
Recruitment StrategyTalent Acquisition
Kailas Joshi

Kailas Joshi

Technical Director

at Cohesity

Pune, India17 yrs 7 mos exp
.NET FrameworkCloud Storage SolutionsCross-Platform DevelopmentDistributed File SystemsErasure Coding
Saptarshi Halder

Saptarshi Halder

ASIC Design Engineer

at Meta

Bengaluru, India9 yrs 9 mos exp
RTL DesignSoC integrationSilicon Digital DesignLow Power DesignIP Logic Design
Rahul Anand

Rahul Anand

Member of Consulting Staff

at Mentor Graphics

Noida, India12 yrs 9 mos exp
System on a Chip (SoC)Universal Verification Methodology (UVM)
Venkata sandeep S.

Venkata sandeep S.

senior soc design verification Engineer

at Microchip Technology Inc.

United States5 yrs 5 mos exp
Functional VerificationSystem on a Chip (SoC)
Sumit Dalal

Sumit Dalal

SMTS Silicon Design Engineer

at AMD

Toronto, Canada11 yrs 8 mos exp
Functional Verification